NDLI: Power Analysis of System-Level On-Chip Communication Architectures

Please wait, while we are loading the content...

CODES+ISSS'04 Organizing Committee

CODES+ISSS'04 Technical Program Committee

CODES+ISSS'04 Steering Committee

Additional Reviewers

Future Challenges in Embedded Systems

Organic Computing " On the Feasibility of Controlled Emergence

A Loop Accelerator for Low Power Embedded VLIW Processors

Dual-Pipeline Heterogeneous ASIP Design

Fast Cycle-Accurate Simulation and Instruction Set Generation for Constraint-Based Descriptions of Programmable Architectures

Hardware Synthesis from Coarse-Grained Dataflow Specification for Fast HW/SW Cosynthesis

Efficient Mapping of Hierarchical Trees on Coarse-Grain Reconfigurable Architectures

Detecting Overflow Detection

Memory Accesses Management During High Level Synthesis

Parallel Programming Models for a Multi-Processor SoC Platform Applied to High-Speed Traffic Management

Benchmark-Based Design Strategies for Single Chip Heterogeneous Multiprocessors

Automatic Synthesis of System on Chip Multiprocessor Architectures for Process Networks

Modeling Operation and Microarchitecture Concurrency for Communication Architectures with Application to Retargetable Simulation

Secure and Safety-Critical vs. Insecure, Non Safety-Critical Embedded Systems: Do They Require Completely Different Design Approaches?

Cellular Handset Technology System Requirements and Integration Trends

Transaction Level Modeling: Flows and Use Models

Exploiting Polymorphism in HW Design: a Case Study in the ATM Domain

Facilitating Reuse in Hardware Models with Enhanced Type Inference

System-on-Chip Validation Using UML and CWL

Compiler-Directed Code Restructuring for Reducing Data TLB Energy

Dynamic Overlay of Scratchpad Memory for Energy Minimization

CPU Scheduling for Statistically-Assured Real-Time Performance and Improved Energy Efficiency

Power-Performance Trade-Offs for Reconfigurable Computing

Efficient Search Space Exploration for HW-SW Partitioning

Tuning SoC Platforms for Multimedia Processing: Identifying Limits and Tradeoffs

Energy-Efficient Flash-Memory Storage Systems with an Interrupt-Emulation Mechanism

Memory System Design Space Exploration for Low-Power, Real-Time Speech Recognition

Analytical Models for Leakage Power Estimation of Memory Array Structures

A Timing-Accurate HW/SW Co-Simulation of an ISS with SystemC

RTOS-Centric Hardware/Software Cosimulator for Embedded System Design

Fast Co-Simulation of Transformative Systems with OS Support

Power-Aware Communication Optimization for Networks-on-Chips with Voltage Scalable Links

Reducing Power and Latency in 2-D Mesh NoCs Using Globally Pseudochronous Locally Synchronous Clocking

Multi-Objective Mapping for Mesh-Based NoC Architectures

Optimizing the Memory Bandwidth with Loop Fusion

Operation Tables for Scheduling in the Presence of Incomplete Bypassing

A Novel Deadlock Avoidance Algorithm and Its Hardware Implementation

Design and Programming of Embedded Multiprocessors: An Interface-Centric Approach

Current Flattening in Software and Hardware for Security Applications

Low Energy Security Optimization in Embedded Cryptographic Systems

Analyzing Heap Error Behavior in Embedded JVM Environments

Power Analysis of System-Level On-Chip Communication Architectures

Fast Exploration of Bus-Based On-Chip Communication Architectures

Efficient Exploration of On-Chip Bus Architectures and Memory Allocation

Embedded Systems Education: How to Teach the Required Skills?

Power Analysis of System-Level On-Chip Communication Architectures

Content Provider	ACM Digital Library
Author	Raghunathan, Anand Lahiri, Kanishka
Abstract	For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumption. Managing and optimizing this important component of SoC power requires a detailed understanding of the characteristics of its power consumption. Various power estimation and low-power design techniques have been proposed for the global interconnects that form part of SoC communication architectures (e.g., low-swing buses, bus encoding, etc). While effective, they only address a limited part of communication architecture power consumption. A state-of-the-art communication architecture, viewed in its entirety, is quite complex, comprising several components, such as bus interfaces, arbiters, bridges, decoders, and multiplexers, in addition to the global bus lines. Relatively little research has focused on analyzing and comparing the power consumed by different components of the communication architecture. In this work, we present a systematic evaluation and analysis of the power consumed by a state-of-the-art communication architecture (the AMBA on-chip bus), using a commercial design flow. We focus on developing a quantitative understanding of the relative contributions of different communication architecture components to its power consumption, and the factors on which they depend. We decompose the communication architecture power into power consumed by logic components (such as arbiters, decoders, bus bridges), global bus lines (that carry address, data, and control information), and bus interfaces. We also perform studies that analyze the impact of varying application traffic characteristics, and varying SoC complexity, on communication architecture power. Based on our analyses, we evaluate different techniques for reducing the power consumed by the on-chip communication architecture, and compare their effectiveness in achieving power savings at the system level. In addition to quantitatively reinforcing the view that on-chip communication is an important target for system-level power optimization, our work demonstrates (i) the importance of considering the communication architecture in its entirety, and (ii) the opportunities that exist for power reduction through careful communication architecture design.
Starting Page	236
Ending Page	241
Page Count	6
ISBN	1581139373
DOI	10.1109/CODES+ISSS.2004.47
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-09-08
Access Restriction	Subscribed
Subject Keyword	Design experimentation communication architectures system-on-chip low-power design power analysis network-on-chip
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in