NDLI: Chip-level integration: the new frontier for microprocessor architecture

Please wait, while we are loading the content...

Tell me who I am: an interactive recommendation system

Towards automatic parallelization of tree reductions in dynamic programming

Smooth scheduling under variable rates or the analog-digital confinement game

Why Intel is designing multi-core processors

Efficient parallel algorithms for dead sensor diagnosis and multiple access channels

Modeling instruction placement on a spatial architecture

Tight bounds for the Min-Max boundary decomposition cost of weighted graphs

Compact routing with additive stretch using distance labelings

A distributed O(1)-approximation algorithm for the uniform facility location problem

The cache complexity of multithreaded cache oblivious algorithms

Distributed random digraph transformations for peer-to-peer networks

Chip-level integration: the new frontier for microprocessor architecture

Publish and perish: definition and analysis of an n-person publication impact game

A general approach for partitioning N-dimensional parallel nested loops with conditionals

On the price of heterogeneity in parallel systems

An empirical study to compare two parallel programming models

Conflict-free coloring for intervals: from offline to online

Translating between itanium and sparc memory consistency models

On space-stretch trade-offs: lower bounds

Semi-oblivious routing

Playing push vs pull: models and algorithms for disseminating dynamic data in networks

Fault-tolerant semifast implementations of atomic read/write registers

Towards a scalable and robust DHT

Energy implications of multiprocessor synchronization

The price of optimum in Stackelberg games on arbitrary single commodity networks and latency functions

Astronomical real-time streaming signal processing on a Blue Gene/L supercomputer

Reconfigurable resource scheduling

The FG programming environment: good and good for you

Packet-mode emulation of output-queued switches

Strip packing with precedence constraints and strip packing with release times

On space-stretch trade-offs: upper bounds

An implementation report for parallel triangular decompositions

A performance analysis of local synchronization

Fair online load balancing

Parallel depth first vs. work stealing schedulers on CMP architectures

Network design with weighted players

Exponential separation of quantum and classical online space complexity

Minimizing the stretch when scheduling flows of biological requests

Introducing the hydra parallel programming system

On the communication complexity of randomized broadcasting in random-like graphs

Power-aware scheduling for makespan and flow

Towards small world emergence

The cache-oblivious gaussian elimination paradigm: theoretical framework and experimental evaluation

Symmetric network computation

Deterministic load balancing and dictionaries in the parallel disk model

Minimizing peak energy on mesh-connected systems

An envolutionary path towards virtual shared memory with random access

Promoting cooperation in selfish grids

Chip-level integration: the new frontier for microprocessor architecture

Content Provider	ACM Digital Library
Author	Moreno, Jaime H.
Abstract	Technology trends in recent years have led to the transition from chips containing one microprocessor core to chips containing multiple cores. This transition, first illustrated in server systems by the IBM Power4 microprocessor, is currently visible in designs ranging from dual-core desktop processors from different manufacturers, to nine cores in the recent IBM Cell microprocessor, up to over a hundred cores in various specialized systems (such as network processing or Java processing). The next step in the evolution of multi-core microprocessor architectures, which is already visible in some processor designs, consists of a more extensive integration at the chip-level, beyond the straight-forward aggregation of multiple cores on a chip. This enhanced integration is present at all levels, from the CMOS technology through processor architecture and microarchitecture, up to the on-chip system software.At the technology level, for example, the integration of embedded DRAM (eDRAM) on the same chip as the processor cores creates new design points that are different from those in SRAM-based designs. Similarly, three-dimensional integration offers the potential for becoming the successor to CMOS technology, in a similar manner as CMOS was the successor to bipolar technology, since there are similar tradeoffs in terms of power consumption, performance and density. At the processor architecture level, the integration of asymmetric cores (cores with the same instruction set architecture but different performance characteristics) and heterogeneous cores (cores with different functionality) is complemented with the integration of supporting functions that are increasing in their functionality (logic or processing cores for communications, direct memory access, data compression, security, power management, reconfigurable logic, etc.). In addition, new functionality expressed in terms of new instructions continues being architected into the processor cores. At the on-chip system software level, support for specialized features such as virtualization, dynamic execution environments, power management, is becoming part of the chip architecture. These innovations are enabling the evolution of microprocessors into "application-optimized systems" by leveraging modularity at all levels, in direct correlation to the levels where the innovations are taking place. As a result, new classes of applications and systems are expected to emerge, made possible by the significant gains achieved through the chip-level integration.While there are many reasons that support the trends in the evolution of chip-level integration for microprocessors, there are also many challenges in pursuing such objectives. The current trends make ever more important the need for identifying the emerging tradeoffs in chip-level architectures, the need to determine how those tradeoffs can be investigated and evaluated, and how proposed innovations can be incorporated at the chip level. The challenges that exist in this front can be illustrated with some recent examples, yet there are still many opportunities available in this emerging area which appears ready for further innovation. The resulting chip-level multi-core (parallel) microprocessors create new challenges/opportunities in terms of their programmability as well as in terms of the parallel algorithms that are best suited for their exploitation. Traditional techniques used in the development of parallel algorithms might no longer be sufficient to leverage the increasing heterogeneity in functionality becoming available in chip-level multiprocessors.
Starting Page	328
Ending Page	328
Page Count	1
File Format	PDF
ISBN	1595934529
DOI	10.1145/1148109.1148165
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-07-30
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Chip-level integration Microprocessor architecture
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in