NDLI: Microprocessor power delivery challenges in the Nano-Era

Content Provider	ACM Digital Library
Author	Pant, Mondira Mandy Deb
Abstract	A robust power grid is pivotal in meeting performance targets and guaranteeing reliable operation of high-performance microprocessors. Higher device densities and faster switching frequencies cause large switching currents through flow through the power and ground networks which degrade performance and reliability. Excessive resulting voltage drops in the power grid reduce switching speeds and decrease noise margins of the circuits and inject noise which may lead to functional failures. Further, high average current densities lead to undesirable wearing out of metal wires due to electro-migration. Achieving and maintaining excellent voltage regulation at the consumption points notwithstanding the wide fluctuations in the power demands across the chip is definitely the key to avoiding an unruly power grid. During this tutorial, I plan on talking about not only the fundamentals of on-die power delivery but also discusses chief challenges involved in designing a robust and reliable power grid including verification against design targets using in-house/vendor tools in the nano-era.
Starting Page	375
Ending Page	376
Page Count	2
File Format	PDF
ISBN	9781450301466
DOI	10.1145/1840845.1840927
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-08-18
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Microprocessors Power delivery Power
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Microprocessor power delivery challenges in the Nano-Era