NDLI: Worst-case performance prediction under supply voltage and temperature variation

Please wait, while we are loading the content...

Modeling NoC traffic locality and energy consumption with rent's communication probability distribution

Application of 3-D ICs to FPGAs

Advances in PCB routing

SLIP: 10 years ago and 10 years from now

Performance prediction of throughput-centric pipelined global interconnects with voltage scaling

Future of interconnect fabric: a contrarian view

Hybrid network on chip (HNoC): local buses with a global mesh architecture

Process-induced skew variation for scaled 2-D and 3-D ICs

Simulation based study of wireless RF interconnects for practical CMOs implementation

Fast, accurate a priori routing delay estimation

Through-silicon-via-aware delay and power prediction model for buffered interconnects in 3D ICs

On-chip em-sensitive interconnect structures

Application of generalized scattering matrix for prediction of power supply noise

Analysis of high-performance clock networks with RLC and transmission line effects

Worst-case performance prediction under supply voltage and temperature variation

3-2-1 contact: an experimental approach to the analysisof contacts in 45 nm and below

Worst-case performance prediction under supply voltage and temperature variation

Content Provider	ACM Digital Library
Author	Samadi, Kambiz Kahng, Andrew B. Shayan, Amirali Cheng, Chung-Kuan
Abstract	The power delivery network (PDN) is a major consumer of interconnect resources in deep-submicron designs (i.e., more than 30% of the entire routing area) [18]. Hence, efficient early-stage PDN optimization enables the designers to ensure a desired power-performance envelope. On the other hand as technology scales, gate delays become more sensitive to power supply variation. In addition, emerging 3D designs are more prone to supply voltage and temperature variation due to increased power density. In this paper, we develop accurate inverter cell delay and output slew models under supply voltage and temperature variation. Our models are within 6% of SPICE simulations on average. We use our single-cell delay and output slew models to estimate the delay of a path (i.e., an inverter chain, etc.). We also present a methodology to find the worst-case input configuration (i.e., input slew, output load, cell size, noise magnitude, noise slew, noise offset and temperature) that causes the delay of the given path is maximized. We believe that our models can efficiently drive accurate worst-case performance-driven PDN optimization.
Starting Page	91
Ending Page	96
Page Count	6
File Format	PDF
ISBN	9781450300377
DOI	10.1145/1811100.1811121
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-06-13
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Nonparametric regression modeling Worst-case delay variation Supply voltage noise Temperature variation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in