NDLI: Towards co-designed optimizations in parallel frameworks: a MapReduce case study

Please wait, while we are loading the content...

Sub-PicoJoule per operation scalable computing: why, when, how?

Breadth first search vectorization on the Intel Xeon Phi

Area-energy tradeoffs of logic wear-leveling for BTI-induced aging

Accelerating the mining of influential nodes in complex networks through community detection

Automated compiler optimization of multiple vector loads/stores

Secure key-exchange protocol for implants using heartbeats

P-Socket: optimizing a communication library for a PCIe-based intra-rack interconnect

Boosting performance of directory-based cache coherence protocols with coherence bypass at subpage granularity and a novel on-chip page table

Exploring embedded systems virtualization using MIPS virtualization module

A novel approach for all-to-all routing in all-optical hypersquare torus network

InfiniCortex: present and future invited paper

Adaptable AES implementation with power-gating support

Predictive modeling based power estimation for embedded multicore systems

Heterogeneous chip multiprocessor architectures for big data applications

Malevolent app pairs: an Android permission overpassing scheme

Big data analytics and the LHC

Scalable 2D K-SVD parallel algorithm for dictionary learning on GPUs

SIMD-based soft error detection

Graph programming interface (GPI): a linear algebra programming model for large scale graph computations

Libra: an automated code generation and tuning framework for register-limited stencils on GPUs

Automated parsing and interpretation of identity leaks

IVM: a task-based shared memory programming model and runtime system to enable uniform access to CPU-GPU clusters

Mitigating sync overhead in single-level store systems

vSIP: virtual scheduler for interactive performance

Decoding EEG and LFP signals using deep learning: heading TrueNorth

From FLOPS to BYTES: disruptive change in high-performance computing towards the post-moore era

A non von neumann continuum computer architecture for scalability beyond Moore's law

Curbing the roofline: a scalable and flexible architecture for CNNs on FPGA

On the design of scalable and reusable accelerators for big data applications

Security analysis and exploitation of arduino devices in the internet of things

Accelerating graph applications on integrated GPU platforms via instrumentation-driven optimizations

Techniques for modulating error resilience in emerging multi-value technologies

Optimizing sparse matrix computations through compiler-assisted programming

Sequential pattern mining with the Micron automata processor

Application characterization at scale: lessons learned from developing a distributed open community runtime system for high performance computing

A consistency mechanism for NVM-Based in-memory file systems

Conserving cooling and computing power by distributing workloads in data centers

CryoCMOS hardware technology a classical infrastructure for a scalable quantum computer

Towards low-power embedded vector processor

Power and clock gating modelling in coarse grained reconfigurable systems

Applications of supervised learning techniques on undergraduate admissions data

Partial FPGA bitstream encryption enabling hardware DRM in mobile environments

Scalable betweenness centrality on multi-GPU systems

CAOS: combined analysis with online sifting for dynamic compilation systems

Towards co-designed optimizations in parallel frameworks: a MapReduce case study

Lock-based synchronization for GPU architectures

Using colored petri nets for GPGPU performance modeling

The ANTAREX approach to autotuning and adaptivity for energy efficient HPC systems

A lightweight user tracking method for app providers

An energy-efficient parallel algorithm for real-time near-optimal UAV path planning

Large transfers for data analytics on shared wide-area networks

Does it sound as it claims: a detailed side-channel security analysis of QuadSeal countermeasure

Integrated measurement and modeling for performance and power

Guarantee-aware cost effective virtual machine placement algorithm for the cloud

Energy reduction in video systems: the GreenVideo project

An in-memory based framework for scientific data analytics

Automated instantiation of side-channel attacks countermeasures for software cipher implementations

Exploring dataflow-based thread level parallelism in cyber-physical systems

Resolving frontier problems of mastering large-scale supercomputer complexes

New directions in IoT privacy using attribute-based authentication

Prototyping real-time tracking systems on mobile devices

Accelerating the 3D euler atmospheric solver through heterogeneous CPU-GPU platforms

PHIDIAS: ultra-low-power holistic design for smart bio-signals computing platforms

An architecture for near-data processing systems

Secure architectures of future emerging cryptography SAFEcrypto

First impressions from detailed brain model simulations on a Xeon/Xeon-Phi node

A heterogeneous quantum computer architecture

Shared resource aware scheduling on power-constrained tiled many-core processors

Towards co-designed optimizations in parallel frameworks: a MapReduce case study

Content Provider	ACM Digital Library
Author	Barrett, Colin Luján, Mikel Kotselidis, Christos
Abstract	The explosion of Big Data was followed by the proliferation of numerous complex parallel software stacks whose aim is to tackle the challenges of data deluge. A drawback of a such multi-layered hierarchical deployment is the inability to maintain and delegate vital semantic information between layers in the stack. Software abstractions increase the semantic distance between an application and its generated code. However, parallel software frameworks contain inherent semantic information that general purpose compilers are not designed to exploit. This paper presents a case study demonstrating how the specific semantic information of the MapReduce paradigm can be exploited on multicore architectures. MR4J has been implemented in Java and evaluated against hand-optimized C and C++ equivalents. The initial observed results led to the design of a semantically aware optimizer that runs automatically without requiring modification to application code. The optimizer is able to speedup the execution time of MR4J by up to 2.0x. The introduced optimization not only improves the performance of the generated code, during the map phase, but also reduces the pressure on the garbage collector. This demonstrates how semantic information can be harnessed without sacrificing sound software engineering practices when using parallel software frameworks.
Starting Page	172
Ending Page	179
Page Count	8
File Format	PDF
ISBN	9781450341288
DOI	10.1145/2903150.2903162
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2016-05-16
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Towards co-designed optimizations in parallel frameworks: A MapReduce case study

Mrs: high performance mapreduce for iterative and asynchronous algorithms in Python

Making time-stepped applications tick in the cloud

Towards a scalable intrusion detection system based on parallel PSO clustering using mapreduce

Temporal locality optimizations for parallel object-oriented scientific frameworks.

Speculative dynamic vectorization to assist static vectorization in a HW/SW co-designed environment

Grouping Blocks for MapReduce Co-Locality

A Parallel Spatial Co-location Mining Algorithm Based on MapReduce

Towards quantitative analysis of data intensive computing: a case study of Hadoop

Towards co-designed optimizations in parallel frameworks: a MapReduce case study

Similar Documents

Towards co-designed optimizations in parallel frameworks: A MapReduce case study

Mrs: high performance mapreduce for iterative and asynchronous algorithms in Python

Making time-stepped applications tick in the cloud

Towards a scalable intrusion detection system based on parallel PSO clustering using mapreduce

Temporal locality optimizations for parallel object-oriented scientific frameworks.

Speculative dynamic vectorization to assist static vectorization in a HW/SW co-designed environment

Grouping Blocks for MapReduce Co-Locality

A Parallel Spatial Co-location Mining Algorithm Based on MapReduce

Towards quantitative analysis of data intensive computing: a case study of Hadoop

Towards co-designed optimizations in parallel frameworks: a MapReduce case study