NDLI: Twin binary sequences: a non-redundant representation for general non-slicing floorplan

Please wait, while we are loading the content...

An effective congestion driven placement framework

Leakage current in low standby power and high performance devices: trends and challenges

Design hierarchy guided multilevel circuit partitioning

Routability driven floorplanner with buffer block planning

On-chip thermal engineering for peta-scale integration

Shield count minimization in congested regions

Buffer insertion with adaptive blockage avoidance

A roadmap and vision for physical design

Incremental delay change due to crosstalk noise

Timing closure based on physical hierarchy

Timing-driven routing for FPGAs based on Lagrangian relaxation

Temporal logic replication for dynamically reconfigurable FPGA partitioning

Challenges and principles of physical design

Consistent placement of macro-blocks using floorplanning and standard-cell placement

Leakage-tolerant design techniques for high performance processors

Physical hierarchy generation with routing congestion control

Integrated floorplanning with buffer/channel insertion for bus-based microprocessor designs

On convergence of switching windows computation in presence of crosstalk noise

Buffer tree synthesis with consideration of temporal locality, sink polarity requirements, solution cost and blockages

Physical design with multiple on-chip voltages

Crosstalk noise optimization by post-layout transistor sizing

sub-SAT: a formulation for relaxed boolean satisfiability with applications in routing

Twin binary sequences: a non-redundant representation for general non-slicing floorplan

Routability driven white space allocation for fixed-die standard-cell placement

TEG: a new post-layout optimization method

Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique

Understanding and addressing the impact of wiring congestion during technology mapping

Geometrically parameterized interconnect performance models for interconnect synthesis

An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts

Closing the smoothness and uniformity gap in area fill synthesis

Min-max placement for large-scale timing optimization

Global clustering-based performance-driven circuit partitioning

Net criticality revisited: an effective method to improve timing in physical design

FAR: fixed-points addition & relaxation based placement

Twin binary sequences: a non-redundant representation for general non-slicing floorplan

Content Provider	ACM Digital Library
Author	Young, Evangeline F. Y. Shen, Cien Chu, Chris C. N.
Abstract	The efficiency and effectiveness of many floorplanning methods depend very much on the representation of the geometrical relationship between the modules. A good representation can shorten the searching process so that more accurate estimations on area and interconnect costs can be performed. Non-slicing floorplan is the most general kind of floorplan that is commonly used. Unfortunately, there is not yet any complete and non-redundant topological representation for non-slicing structure. In this paper, we will propose the first representation of this kind. Like some previous work [9], we have also made used of mosaic floorplan as an intermediate step. However, instead of including a more than sufficient number of extra dummy blocks in the set of modules, our representation allows us to insert an exact number of irreducible empty rooms to a mosaic floorplan in such a way that every non-slicing floorplan can be obtained by this method uniquely from one and only one mosaic floorplan. The size of the solution space is only $O(n!2^{3n}/n^{1.5})$ but every non-slicing floorplan can be generated uniquely and efficiently in linear time without any redundant representation.
Starting Page	196
Ending Page	201
Page Count	6
File Format	PDF
ISBN	1581134606
DOI	10.1145/505388.505435
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2002-04-07
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in