NDLI: The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions

Please wait, while we are loading the content...

In-Datacenter Performance Analysis of a Tensor Processing Unit

Bespoke Processors for Applications with Ultra-low Area and Power Constraints

Regaining Lost Cycles with HotCalls: A Fast Interface for SGX Secure Enclaves

ThermoGater: Thermally-Aware On-Chip Voltage Regulation

Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems

MTraceCheck: Validating Non-Deterministic Behavior of Memory Consistency Models in Post-Silicon Validation

Quality of Service Support for Fine-Grained Sharing on GPUs

EDDIE: EM-Based Detection of Deviations in Program Execution

LogCA: A High-Level Performance Model for Hardware Accelerators

Hardware Translation Coherence for Virtualized Systems

Language-level persistency

Architectural Support for Server-Side PHP Processing

Maximizing CNN Accelerator Efficiency Through Resource Partitioning

Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware

Viyojit: Decoupling Battery and DRAM Capacities for Battery-Backed DRAM

APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures

ScaleDeep: A Scalable Compute Architecture for Learning and Evaluating Deep Networks

A Programmable Galois Field Processor for the Internet of Things

InvisiMem: Smart Memory Defenses for Memory Bus Side Channel

PowerChief: Intelligent Power Allocation for Multi-Stage Applications to Improve Responsiveness on Power Constrained CMP

Hiding the Long Latency of Persist Barriers Using Speculative Execution

Redundant Memory Array Architecture for Efficient Selective Protection

Accelerating GPU Hardware Transactional Memory with Snapshot Isolation

Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Atacks

Plasticine: A Reconfigurable Architecture For Parallel Paterns

Hybrid TLB Coalescing: Improving TLB Translation Coverage under Diverse Fragmented Memory Allocations

ShortCut: Architectural Support for Fast Object Access in Scripting Languages

HeteroOS: OS Design for Heterogeneous Memory Management in Datacenter

Scalpel: Customizing DNN Pruning to the Underlying Hardware Parallelism

Fractal: An Execution Model for Fine-Grain Nested Speculative Parallelism

DICE: Compressing DRAM Caches for Bandwidth and Capacity

There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes

SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks

XPro: A Cross-End Processing Architecture for Data Analytics in Wearables

ObfusMem: A Low-Overhead Access Obfuscation for Trusted Memories

CHARSTAR: Clock Hierarchy Aware Resource Scaling in Tiled ARchitectures

Non-Speculative Load-Load Reordering in TSO

Clank: Architectural Support for Intermittent Computation

Decoupled Affine Computation for SIMT GPUs

Lemonade from Lemons: Harnessing Device Wearout to Create Limited-Use Security Architectures

A Programmable Hardware Accelerator for Simulating Dynamical Systems

Do-It-Yourself Virtual Memory Translation

Understanding and Optimizing Asynchronous Low-Precision Stochastic Gradient Descent

Parallel Automata Processor

The Mondrian Data Engine

Footprint: Regulating Routing Adaptiveness in Networks-on-Chip

MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment

Access Pattern-Aware Cache Management for Improving Data Utilization in GPU

Stream-Dataflow Acceleration

Rethinking TLB Designs in Virtualized Environments: A Very Large Part-of-Memory TLB

Jenga: Software-Defined Cache Hierarchies

EbDa: A New Theory on Design and Verification of Deadlock-free Interconnection Networks

The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions

MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability

The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions

Content Provider	ACM Digital Library
Author	Kim, Jeremie S. Mutlu, Onur Patel, Minesh
Abstract	Modern DRAM-based systems suffer from significant energy and latency penalties due to conservative DRAM refresh standards. Volatile DRAM cells can retain information across a wide distribution of times ranging from milliseconds to many minutes, but each cell is currently refreshed every 64ms to account for the extreme tail end of the retention time distribution, leading to a high refresh overhead. Due to poor DRAM technology scaling, this problem is expected to get worse in future device generations. Hence, the current approach of refreshing all cells with the worst-case refresh rate must be replaced with a more intelligent design. Many prior works propose reducing the refresh overhead by extending the default refresh interval to a higher value, which we refer to as the target refresh interval, across parts or all of a DRAM chip. These proposals handle the small set of failing cells that cannot retain data throughout the entire extended refresh interval via retention failure mitigation mechanisms (e.g., error correcting codes or bit-repair mechanisms). This set of failing cells is discovered via retention failure profiling, which is currently a brute-force process that writes a set of known data to DRAM, disables refresh and waits for the duration of the target refresh interval, and then checks for retention failures across the DRAM chip. We show that this brute-force approach is too slow and is detrimental to system execution, especially with frequent online profiling. This paper presents reach profiling, a new methodology for retention failure profiling based on the key observation that an overwhelming majority of failing DRAM cells at a target refresh interval fail more reliably at both longer refresh intervals and higher temperatures. Using 368 state-of-the-art LPDDR4 DRAM chips from three major vendors, we conduct a thorough experimental characterization of the complex set of tradeoffs inherent in the profiling process. We identify three key metrics to guide design choices for retention failure profiling and mitigation mechanisms: coverage, false positive rate, and runtime. We propose reach profiling, a new retention failure profiling mechanism whose key idea is to profile failing cells at a longer refresh interval and/or higher temperature relative to the target conditions in order to maximize failure coverage while minimizing the false positive rate and profiling runtime. We thoroughly explore the tradeoffs associated with reach profiling and show that there is significant room for improvement in DRAM retention failure profiling beyond the brute-force approach. We show with experimental data that on average, by profiling at 250ms above the target refresh interval, our first implementation of reach profiling (called REAPER) can attain greater than 99% coverage of failing DRAM cells with less than a 50% false positive rate while running 2.5x faster than the brute-force approach. In addition, our end-to-end evaluations show that REAPER enables significant system performance improvement and DRAM power reduction, outperforming the brute-force approach and enabling high-performance operation at longer refresh intervals that were previously unreasonable to employ due to the high associated profiling overhead.
Starting Page	255
Ending Page	268
Page Count	14
File Format	PDF
ISBN	9781450348928
DOI	10.1145/3079856.3080242
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-06-24
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Refresh Memory Dram Retention failures Reliability Testing
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in