NDLI: ReCycle:: pipeline adaptation to tolerate process variation

Please wait, while we are loading the content...

Anton, a special-purpose machine for molecular dynamics simulation

Making the fast case common and the uncommon case simple in unbounded transactional memory

Virtual hierarchies to support server consolidation

An effective hybrid transactional memory system with strong isolation guarantees

Rotary router: an efficient architecture for CMP interconnection networks

Carbon: architectural support for fine-grained parallelism on chip multiprocessors

Core fusion: accommodating software diversity in chip multiprocessors

A 64-bit stream processor architecture for scientific applications

Architectural implications of brick and mortar silicon manufacturing

Mechanisms for store-wait-free multiprocessors

Limiting the power consumption of main memory

ReCycle:: pipeline adaptation to tolerate process variation

Comparing memory systems for chip multiprocessors

Performance and security lessons learned from virtualizing the alpha processor

VPC prediction: reducing the cost of indirect branches via hardware-based dynamic devirtualization

Examining ACE analysis reliability estimates using fault-injection

Raksha: a flexible information flow architecture for software security

Mechanisms for bounding vulnerabilities of processor structures

Power provisioning for a warehouse-sized computer

Synchronization state buffer: supporting efficient fine-grain synchronization on many-core architectures

Virtual private caches

Performance pathologies in hardware transactional memory

Flattened butterfly: a cost-efficient topology for high-radix networks

Hardware atomicity for reliable software speculation

Tailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits

Physical simulation for animation and visual effects: parallelization and characterization for chip multiprocessors

Aquacore: a programmable architecture for microfluidics

BulkSC: bulk enforcement of sequential consistency

Power model validation through thermal measurements

Matrix scheduler reloaded

Interconnect design considerations for large NUCA caches

Automated design of application specific superscalar processors: an analytical approach

Ginger: control independence using tag rewriting

Configurable isolation: building high availability systems with commodity multi-core processors

New cache designs for thwarting software cache-based side channel attacks

Dynamic prediction of architectural vulnerability from microarchitectural state

MetaTM/TxLinux: transactional memory for an operating system

A novel dimensionally-decomposed router for on-chip communication in 3D architectures

ParallAX: an architecture for real-time physics

Thermal modeling and management of DRAM memory systems

Late-binding: enabling unordered load-store queues

Adaptive insertion policies for high performance caching

Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite

Transparent control independence (TCI)

An integrated hardware-software approach to flexible transactional memory

Express virtual channels: towards the ideal interconnection fabric

ReCycle:: pipeline adaptation to tolerate process variation

Content Provider	ACM Digital Library
Author	Torrellas, Josep Tiwari, Abhishek Sarangi, Smruti R.
Abstract	Process variation affects processor pipelines by making some stages slower and others faster, therefore exacerbating pipeline unbalance. This reduces the frequency attainable by the pipeline. To improve performance, this paper proposes ReCycle, an architectural framework that comprehensively applies cycle time stealing to the pipeline - transferring the time slack of the faster stages to the slow ones by skewing clock arrival times to latching elements after fabrication. As a result, the pipeline can be clocked with a period equal to the average stage delay rather than the longest one. In addition, ReCycle's frequency gains are enhanced with Donor stages, which are empty stages added to "donate" slack to the slow stages. Finally, ReCycle can also convert slack into power reductions. For a 17FO4 pipeline, ReCycle increases the frequency by 12% and the application performance by 9% on average. Combining ReCycle and donor stages delivers improvements of 36% in frequency and 15% in performance onaverage, completely reclaiming the performance losses due to variation.
Starting Page	323
Ending Page	334
Page Count	12
File Format	PDF
ISBN	9781595937063
DOI	10.1145/1250662.1250703
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2007-06-09
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Process variation Clock skew Pipeline
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in