NDLI: An ASIC design methodology with predictably low leakage, using leakage-immune standard cells

Please wait, while we are loading the content...

Low power requirements for future digital life style

A forward body-biased low-leakage SRAM cache: device and architecture considerations

Energy-efficient data scrambling on memory-processor interfaces

A 225 MHz resonant clocked ASIC chip

Full chip leakage estimation considering power supply and temperature variations

Design methodology for fine-grained leakage control in MTCMOS

Low-power high-level synthesis for FPGA architectures

Level conversion for dual-supply systems

Low power startup circuits for voltage and current reference with zero steady state current

Elements of low power design for integrated systems

Microarchitecture level power and thermal simulation considering temperature dependent leakage model

Ambient intelligence: industrial research on a visionary concept

Reducing data cache energy consumption via cached load/store queue

A critical analysis of application-adaptive multiple clock processors

Energy efficient D-TLB and data cache using semantic-aware multilateral partitioning

A low-power design methodology for high-resolution pipelined analog-to-digital converters

A systems approach to molecular electronics

Energy-aware architectures for a real-valued FFT implementation

Dynamic voltage scaling algorithm for fixed-priority real-time systems using work-demand analysis

Low power RF IC design for wireless communication

A power-optimized widely-tunable 5-GHz monolithic VCO in a digital SOI CMOS technology on high resistivity substrate

Energy optimization techniques in cluster interconnects

Evolution of low power electronics and its future applications

Reducing translation lookaside buffer active power

Analyzing the energy consumption of security protocols

Energy recovery clocking scheme and flip-flops for ultra low-energy applications

Statistical estimation of leakage current considering inter- and intra-die process variation

An MTCMOS design methodology and its application to mobile computing

ILP-based optimization of sequential circuits for low power

New optimal design strategies and analysis of ultra-low leakage circuits for nano-scale SOI technology

Reverse-order source/drain formation with double offset spacer (RODOS) for CMOS low-power, high-speed and low-noise amplifiers

Reducing power density through activity migration

On load latency in low-power caches

Microprocessor pipeline energy analysis

A selective filter-bank TLB system

A 1-V 1-mW high-speed class AB operational amplifier for high-speed low power pipelined A/D converters using "Slew Boost" technique

A low-power VLSI architecture for turbo decoding

Exploiting program hotspots and code sequentiality for instruction cache leakage management

A 0.123 mW 7.25 GHz static frequency divider by 8 in a 120-nm SOI technology

Uncertainty-based scheduling: energy-efficient ordering for tasks with variable execution time

A power-aware SWDR cell for reducing cache write power

LPBP: low-power basis profile of the Java 2 Micro Edition

A semi-custom voltage-island technique and its application to high-speed serial links

Leakage power modeling and optimization in interconnection networks

Optimal body bias selection for leakage improvement and process compensation over different technology generations

Simultaneous Vt selection and assignment for leakage optimization

Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation

Electric-energy generation using variable-capacitive resonator for power-free LSI: efficiency analysis and fundamental experiment

Pipeline muffling and a priori current ramping: architectural techniques to reduce high-frequency inductive noise

Reducing energy and delay using efficient victim caches

B#: a battery emulator and power profiling instrument

Checkpointing alternatives for high performance, power-aware processors

Low-voltage low-power fast-settling CMOS operational transconductance amplifiers for switched-capacitor applications

A mixed-clock issue queue design for globally asynchronous, locally synchronous processor cores

Power-aware scheduling of conditional task graphs in real-time multiprocessor systems

A 0.75-mW analog processor IC for wireless biosignal monitor

Energy efficiency and fairness tradeoffs in multi-resource, multi-tasking embedded systems

A noise tolerant cache design to reduce gate and sub-threshold leakage in the nanometer regime

Estimating influence of data layout optimizations on SDRAM energy consumption

Row-by-row dynamic source-line voltage control (RRDSV) scheme for two orders of magnitude leakage current reduction of $sub-1-V-V_{DD}$ SRAM's

Leakage and leakage sensitivity computation for combinational circuits

Effectiveness and scaling trends of leakage control techniques for sub-130nm CMOS technologies

Effective graph theoretic techniques for the generalized low power binding problem

A clock delayed sleep mode domino logic for wide dynamic OR gate

Temperature and process invariant MOS-based reference current generation circuits for sub-1V operation

Integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors

Low cost instruction cache designs for tag comparison elimination

ESTIMA: an architectural-level power estimator for multi-ported pipelined register files

Reducing instruction fetch energy with backwards branch control information and buffering

Low-voltage low-power high dB-linear CMOS exponential function generator using highly-linear V-I converter

Power efficient comparators for long arguments in superscalar processors

Exploiting compiler-generated schedules for energy savings in high-performance processors

Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology

Low power coordination in wireless ad-hoc networks

Understanding and minimizing ground bounce during mode transition of power gating structures

Analysis of discharge techniques for multiple battery systems

UDSM (ultra-deep sub-micron)-aware post-layout power optimization for ultra low-power CMOS VLSI

Efficient techniques for gate leakage estimation

An ASIC design methodology with predictably low leakage, using leakage-immune standard cells

Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization

Strained-si devices and circuits for low-power applications

Reducing reorder buffer complexity through selective operand caching

Lightweight set buffer: low power data cache for multimedia application

Multivoltage scheduling with voltage-partitioned variable storage

Pipeline stage unification: a low-energy consumption technique for future mobile processors

A new architecture for rail-to-rail input $constant-g_{m}$ CMOS operational transconductance amplifiers

The microarchitecture of a low power register file

Energy-aware memory allocation in heterogeneous non-volatile memory systems

A novel high frequency, high-efficiency, differential class-E power amplifier in 0.18μm CMOS

An environmental energy harvesting framework for sensor networks

Routine based OS-aware microprocessor resource adaptation for run-time operating system power saving

Non redundant data cache

Voltage scheduling under unpredictabilities: a risk management paradigm

Energy-efficient instruction set synthesis for application-specific processors

Branch prediction on demand: an energy-efficient solution

Energy characterization of a tiled architecture processor with on-chip networks

An ASIC design methodology with predictably low leakage, using leakage-immune standard cells

Content Provider	ACM Digital Library
Author	Khatri, Sunil P. Jayakumar, Nikhil
Abstract	In this paper we introduce a low-leakage standard cell based ASIC design methodology which is based on the use of modified standard cells. These cells are designed to consume extremely low and predictable leakage currents in standby mode. For each cell in a standard cell library, we design two low-leakage variants of the cell. If the inputs of a cell during the standby mode of operation are such that the output has a high value, we minimize the leakage in the pull-down network, and vice versa. While technology mapping a circuit, we determine the particular variant to utilize in each instance, so as to minimize leakage of the final mapped design.We have designed and laid out our modified standard cells, and have performed experiments to compare placed-and-routed area, leakage and delays of our method against MTCMOS and a straightforward ASIC flow. Each design style we compare utilizes the same base standard cell library.Our results show that designs obtained using our methodology have better speed and area characteristics than designs implemented in MTCMOS. The exact leakage current obtained for MTCMOS is highly unpredictable, while our method exhibits leakage currents which are precisely estimable. The leakage current for HL designs can be dramatically lower than the worst-case leakage of MTCMOS based designs, and two orders of magnitude compared to traditional standard cells. Also, a design implemented in MTCMOS would require the use of separate power and ground supplies for latches and combinational logic, while our methodology does away with such a requirement.
Starting Page	128
Ending Page	133
Page Count	6
File Format	PDF
ISBN	158113682X
DOI	10.1145/871506.871539
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-08-25
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Standard cells Mtcmos Leakage current Standby current
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in