NDLI: AdaPNet: adapting process networks in response to resource variations

Please wait, while we are loading the content...

The improbable but highly appropriate marriage of 3D stacking and neuromorphic accelerators

Heuristics for greedy transport triggered architecture interconnect exploration

Energy-efficient VFI-partitioned multicore design using wireless NoC architectures

Retargetable automatic generation of compound instructions for CGRA based reconfigurable processor applications

COREFAB: concurrent reconfigurable fabric utilization in heterogeneous multi-core systems

Automatic custom instruction identification in memory streaming algorithms

Auto-parallelization of data structure operations for GPUs

A compilation flow for parametric dataflow: programming model, scheduling, and application to heterogeneous MPSoC

A compiler framework for automatically mapping data parallel programs to heterogeneous MPSoCs

Team up: cooperative memory management in embedded systems

A low-cost memory interface for high-throughput accelerators

EnVM: virtual memory design for new memory architectures

A system-level simulation framework for evaluating task migration in MPSoCs

Context-sensitive timing simulation of binary embedded software

Automated ISA branch coverage analysis and test case generation for retargetable instruction set simulators

Control-layer optimization for flow-based mVLSI microfluidic biochips

Splitting functions into single-entry regions

Construction of GCCFG for inter-procedural optimizations in software managed manycore (SMM) architectures

CAPED: context-aware personalized display brightness for mobile devices

A high-level model of embedded flash energy consumption

Reducing cache leakage energy for hybrid SPM-cache architectures

AdaPNet: adapting process networks in response to resource variations

SDCTune: a model for predicting the SDC proneness of an application for configurable protection

Fault resilient physical neural networks on a single chip

AdaPNet: adapting process networks in response to resource variations

Content Provider	ACM Digital Library
Author	Thiele, Lothar Schor, Lars Yang, Hoeseok Bacivarov, Iuliana
Abstract	A widely considered strategy to prevent interference issues on multi-processor systems is to isolate the execution of the individual applications by running each of them on a dedicated virtual guest machine. The amount of computing power available to a single application, however, depends on the other applications running on the system and may change over time. A promising approach to maximize the performance under such conditions is to adapt the application's degree of parallelism when the resources allocated to the application are changed. This enables an application to exploit not more parallelism than required, thereby reducing inter-process communication and scheduling overheads. In this paper, we introduce AdaPNet, a run-time system to execute streaming applications, which are modeled as process networks, efficiently on platforms with dynamic resource allocation. AdaPNet responds to changes in the available resources by first calculating a process network that maximizes the performance of the application on the new resources. Then, AdaPNet transparently transforms the application into the alternative network without discarding the program state. Targeting two many-core systems, we demonstrate that AdaPNet outperforms comparable run-time systems, which do not adapt the degree of parallelism, in terms of speed-up and memory usage.
Starting Page	1
Ending Page	10
Page Count	10
File Format	PDF
ISBN	9781450330503
DOI	10.1145/2656106.2656112
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-10-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Streaming applications Run-time adaptivity Multi-processor systems Optimization Process networks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

AdaPNet: Adapting process networks in response to resource variations

Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems

Run-time spatial mapping of streaming applications to heterogeneous multi-processor systems

Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSOC (2008)

Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)

Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip MPSoC (2008)

Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)

Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)

Resource optimization for CSDF-modeled streaming applications with latency constraints

AdaPNet: adapting process networks in response to resource variations

Similar Documents

AdaPNet: Adapting process networks in response to resource variations

Run-time Spatial Mapping of Streaming Applications to Heterogeneous Multi-Processor Systems

Run-time spatial mapping of streaming applications to heterogeneous multi-processor systems

Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSOC (2008)

Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC)

Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip MPSoC (2008)

Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)

Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC)

Resource optimization for CSDF-modeled streaming applications with latency constraints

AdaPNet: adapting process networks in response to resource variations