NDLI: An SBus monitor board

Please wait, while we are loading the content...

On designing ULM-based FPGA logic modules

Using architectural “families” to increase FPGA speed and density

Design of FPGAs with area I/O for field programmable MCM

TIERS: Topology independent pipelined routing and scheduling for VirtualWire compilation

Logic partition orderings for multi-FPGA systems

Hardware assists for high performance computing using a mathematics of arrays

High-energy physics on DECPeRLe-1 programmable active memory

HGA: a hardware-based genetic algorithm

The design of RPM: an FPGA-based multiprocessor emulator

Simultaneous depth and area minimization in LUT-based FPGA mapping

Synthesis of signal processing structured datapaths for FPGAs supporting RAMs and busses

On nominal delay minimization in LUT-based FPGA technology mapping

Revisiting the cascade circuit in logic cells of lookup table based FPGAs

Architecture of centralized field-configurable memory

A field-programmable mixed-analog-digital array

PathFinder: a negotiation-based performance-driven router for FPGAs

Applications of slack neighborhood graphs to timing driven optimization problems in FPGAs

Testing of uncustomized segmented channel field programmable gate arrays

Spectral-based multi-way FPGA partitioning

Multi-way system partitioning into a single type or multiple types of FPGAs

Multiple FPGA partitioning with performance optimization

Techniques for FPGA implementation of video compression systems

An SBus monitor board

High-level bit-serial datapath synthesis for multi-FPGA systems

An SBus monitor board

Content Provider	ACM Digital Library
Author	Leask, D. Xie, H. A. Adams, K. M. Forward, K. E.
Abstract	During the development of computer peripherals which interface to the processor via the system bus it is often necessary to acquire the signals on the bus at the hardware level. It is difficult to attach general-purpose logic analysers and in-circuit emulators to a multiple pin bus connector and hence it is not practical to catch all the bus data required to ensure that such signals are in accordance with the bus specification. Hence a given connector specific bus monitor board is a necessary instrument to attach to the system motherboard in order to monitor all bus activities. A connector specific bus monitor board provides an efficient resource with which to study the internal philosophy of system software, the software implementation process for different communication layers, and to provide debugging for hardware developers. The bus monitor board described here is designed to attach to a SUN SBus and is similar to the Transformable Computer, which appeared recently, in that its architecture is reconfigurable via the use of a Field Programmable Gate Array (FPGA). It can be programmed to customise it to various users' specific needs. It differs from the Transformable Computer in that although it can be programmed to function as a coprocessor its primary function is dedicated SBus Monitoring. It is less costly than a Transformable Computer.In this article we describe the prototype of an SBus monitor's architecture and functions, and present the experimental results obtained from a Sun SPARC work station and an Aurora SBox Expansion Chassis, which demonstrate its ability to capture and display data communication and bus activity. Since this prototype board is programmable, it has the potential to provide many special purpose SBus monitors, but also function as a programmable coprocessor.
Starting Page	160
Ending Page	166
Page Count	7
File Format	PDF
ISBN	089791743X
DOI	10.1145/201310.201335
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1995-02-15
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An SBus Monitor Board

Operating principles of the sbus multikron interface board (1995).

Operating Principles of the SBus MultiKron Interface Board | NIST

SBus--MultiKron Interface Functional Description (1993)

Rich sbus monitoring.

Development of an Optical Heart Rate Monitor using a Microchip PIC24-microcontroller based development board

SBus-MultiKron Interface Functional Description

An unprecedented (4,10)-connected porous metal–organic framework containing two rare large secondary building units (SBUs)

An SBus Multi Tracer and its applications

An SBus monitor board

Similar Documents

An SBus Monitor Board

Operating principles of the sbus multikron interface board (1995).

Operating Principles of the SBus MultiKron Interface Board | NIST

SBus--MultiKron Interface Functional Description (1993)

Rich sbus monitoring.

Development of an Optical Heart Rate Monitor using a Microchip PIC24-microcontroller based development board

SBus-MultiKron Interface Functional Description

An unprecedented (4,10)-connected porous metal–organic framework containing two rare large secondary building units (SBUs)

An SBus Multi Tracer and its applications

An SBus monitor board