NDLI: Semi-automatic derivation of timing models for WCET analysis

Please wait, while we are loading the content...

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Look into details: the benefits of fine-grain streaming buffer analysis

Contracts for modular discrete controller synthesis

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing

Cache vulnerability equations for protecting data in embedded processor caches from soft errors

Versatile system-level memory-aware platform description approach for embedded MPSoCs

Modeling structured event streams in system level performance analysis

Semi-automatic derivation of timing models for WCET analysis

Improving both the performance benefits and speed of optimization phase sequence searches

Integrating safety analysis into the model-based development toolchain of automotive embedded systems

Resilience analysis: tightening the CRPD bound for set-associative caches

Operation and data mapping for CGRAs with multi-bank memory

Translating concurrent action oriented specifications to synchronous guarded actions

Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications

An efficient code update scheme for DSP applications in mobile embedded systems

Sampling-based program execution monitoring

RNFTL: a reuse-aware NAND flash translation layer for flash memory

Semi-automatic derivation of timing models for WCET analysis

Content Provider	ACM Digital Library
Author	Pister, Markus Schlickling, Marc
Abstract	Embedded systems are widely used for supporting our every day life. In the area of safety-critical systems human life often depends on the system's correct behavior. Many of such systems are hard real-time systems, so that the notion of correctness not only means functional correctness. They additionally have to obey stringent timing constraints, i.e. timely task completion under all circumstances is essential. An example for such a safety-critical system is the flight control computer in an airplane, which is responsible for stability, attitude and path control. In order to derive guarantees on the timing behavior of hard real-time systems, the worst-case execution time (WCET) of each task in the system has to be determined. Saarland University and AbsInt GmbH have successfully developed the aiT WCET analyzer for computing safe upper bounds on the WCET of a task. The computation is mainly based on abstract interpretation of timing models of the processor and its periphery. Such timing models are currently hand-crafted by human experts. Therefore their implementation is a time-consuming and error-prone process. Modern processors or system controllers are automatically synthesized out of formal hardware specifications like VHDL or Verilog. Besides the system' functional behavior, such specifications provide all information needed for the creation of a timing model. But due to their size and complexity, manually examining the sources is even more complex than only looking at the processor manuals. Moreover, this would not reduce the effort nor the probability of implementation errors. To face this problem, this paper proposes a method for semi-automatically deriving suitable timing models out of formal hardware specifications in VHDL that fit to the tool chain of the aiT WCET analyzer. By this, we reduce the creation time of timing models from months to weeks.
Starting Page	67
Ending Page	76
Page Count	10
File Format	PDF
ISBN	9781605589534
DOI	10.1145/1755888.1755899
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-04-13
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Vhdl Hard real-time Worst-case execution time
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in