NDLI: Contracts for modular discrete controller synthesis

Please wait, while we are loading the content...

Analysis and approximation for bank selection instruction minimization on partitioned memory architecture

Look into details: the benefits of fine-grain streaming buffer analysis

Contracts for modular discrete controller synthesis

Compiler directed network-on-chip reliability enhancement for chip multiprocessors

Elastic computing: a framework for transparent, portable, and adaptive multi-core heterogeneous computing

Cache vulnerability equations for protecting data in embedded processor caches from soft errors

Versatile system-level memory-aware platform description approach for embedded MPSoCs

Modeling structured event streams in system level performance analysis

Semi-automatic derivation of timing models for WCET analysis

Improving both the performance benefits and speed of optimization phase sequence searches

Integrating safety analysis into the model-based development toolchain of automotive embedded systems

Resilience analysis: tightening the CRPD bound for set-associative caches

Operation and data mapping for CGRAs with multi-bank memory

Translating concurrent action oriented specifications to synchronous guarded actions

Design exploration and automatic generation of MPSoC platform TLMs from Kahn Process Network applications

An efficient code update scheme for DSP applications in mobile embedded systems

Sampling-based program execution monitoring

RNFTL: a reuse-aware NAND flash translation layer for flash memory

Contracts for modular discrete controller synthesis

Content Provider	ACM Digital Library
Author	Marchand, Hervé Rutten, Eric Delaval, Gwenaël
Abstract	We describe the extension of a reactive programming language with a behavioral contract construct. It is dedicated to the programming of reactive control of applications in embedded systems, and involves principles of the supervisory control of discrete event systems. Our contribution is in a language approach where modular discrete controller synthesis (DCS) is integrated, and it is concretized in the encapsulation of DCS into a compilation process. From transition system specifications of possible behaviors, DCS automatically produces controllers that make the controlled system satisfy the property given as objective. Our language features and compiling technique provide correctness-by-construction in that sense, and enhance reliability and verifiability. Our application domain is adaptive and reconfigurable systems: closed-loop adaptation mechanisms enable flexible execution of functionalities w.r.t. changing resource and environment conditions. Our language can serve programming such adaption controllers. This paper particularly describes the compilation of the language. We present a method for the modular application of discrete controller synthesis on synchronous programs, and its integration in the BZR language. We consider structured programs, as a composition of nodes, and first apply DCS on particular nodes of the program, in order to reduce the complexity of the controller computation; then, we allow the abstraction of parts of the program for this computation; and finally, we show how to recompose the different controllers computed from different abstractions for their correct co-execution with the initial program. Our work is illustrated with examples, and we present quantitative results about its implementation.
Starting Page	57
Ending Page	66
Page Count	10
File Format	PDF
ISBN	9781605589534
DOI	10.1145/1755888.1755898
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-04-13
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Components Reactive systems Discrete controller synthesis Synchronous programming Adaptive and reconfigurable systems Modularity Contracts
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in