NDLI: Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

Please wait, while we are loading the content...

Weak ordering—a new definition

Memory consistency and event ordering in scalable shared-memory multiprocessors

Synchronization with multiprocessor caches

Dynamic processor allocation in hypercube computers

A new approach to fast control of r2× r2 3-stage benes networks of r×r crossbar switches

Virtual-channel flow control

Supporting systolic and memory communication in iWarp

Monsoon: an explicit token-store architecture

The K2 parallel processor: architecture and hardware implementation

APRIL: a processor architecture for multiprocessing

PLUS: a distributed shared-memory system

Adaptive software cache management for distributed shared memory architectures

Big science versus little science—do you have to build it? (panel session)

An empirical evaluation of two memory-efficient directory methods

The directory-based cache coherence protocol for the DASH multiprocessor

The performance impact of block sizes and fetch strategies

Performance comparison of load/store and symmetric instruction set architectures

Reducing the cost of branches by using registers

An investigation of static versus dynamic scheduling

VAX vector architecture

Multiple instruction issue in the NonStop cyclone processor

Performance of an OLTP application on symmetry multiprocessor system

The impact of synchronization and granularity on parallel systems

Trace-driven simulations for a two-level cache design in open bus systems

Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputer

Generation and analysis of very long address traces

Fast Prolog with an extended general purpose architecture

Architectural support for the management of tightly-coupled fine-grain goals in flat concurrent Prolog

Balance in architectural design

A study of I/O behavior of perfect benchmarks on a multiprocessor

Maximizing performance in a striped disk array

A distributed I/O architecture for HARTS

Boosting beyond static scheduling in a superscalar processor

The TLB slice—a low-cost high-speed address translation mechanism

Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

Better than one operation per clock (panel): vectors, VLIW, and superscalar

Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers

Content Provider	ACM Digital Library
Author	Jouppi, Norman P.
Abstract	Projections of computer technology forecast processors with peak performance of 1,000 MIPS in the relatively near future. These processors could easily lose half or more of their performance in the memory hierarchy if the hierarchy design is based on conventional caching techniques. This paper presents hardware techniques to improve the performance of caches.Miss caching places a small fully-associative cache between a cache and its refill path. Misses in the cache that hit in the miss cache have only a one cycle miss penalty, as opposed to a many cycle miss penalty without the miss cache. Small miss caches of 2 to 5 entries are shown to be very effective in removing mapping conflict misses in first-level direct-mapped caches.Victim caching is an improvement to miss caching that loads the small fully-associative cache with the victim of a miss and not the requested line. Small victim caches of 1 to 5 entries are even more effective at removing conflict misses than miss caching.Stream buffers prefetch cache lines starting at a cache miss address. The prefetched data is placed in the buffer and not in the cache. Stream buffers are useful in removing capacity and compulsory cache misses, as well as some instruction cache conflict misses. Stream buffers are more effective than previously investigated prefetch techniques at using the next slower level in the memory hierarchy when it is pipelined. An extension to the basic stream buffer, called multi-way stream buffers, is introduced. Multi-way stream buffers are useful for prefetching along multiple intertwined data reference streams.Together, victim caches and stream buffers reduce the miss rate of the first level in the cache hierarchy by a factor of two to three on a set of six large benchmarks.
Starting Page	364
Ending Page	373
Page Count	10
File Format	PDF
ISBN	0897913663
DOI	10.1145/325164.325162
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1990-05-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in