NDLI: On the conditions for efficient interoperability with threads: an experience with PGAS languages using cray communication domains

Please wait, while we are loading the content...

HPC for the human brain project

LAWS: locality-aware work-stealing for multi-socket multi-core architectures

DTail: a flexible approach to DRAM refresh management

Evaluation of methods to integrate analysis into a large-scale shock shock physics code

21st century computer architecture keynote at 2014 international conference on supercomputing (ICS)

MT-MPI: multithreaded MPI for many-core environments

An optimal distributed load balancing algorithm for homogeneous work units

Revealing applications' access pattern in collective I/O for cache management

Palm: easing the burden of analytical performance modeling

The future of supercomputing

Acceleration of derivative calculations with application to radial basis function: finite-differences on the intel mic architecture

Galaxy: a high-performance energy-efficient multi-chip architecture using photonic interconnects

Scaling up matrix computations on shared-memory manycore systems with 1000 CPU cores

Effective automatic computation placement and data allocation for parallelization of regular programs

Last-level cache deduplication

Input-adaptive parallel sparse fast fourier transform for stream processing

Implementing a classic: zero-copy all-to-all communication with mpi datatypes

Addressing bandwidth contention in SMT multicores through scheduling

Supporting storage configuration for I/O intensive workflows

An end-to-end analysis of file system features on sparse virtual disks

An efficient two-dimensional blocking strategy for sparse matrix-vector multiplication on GPUs

A performance perspective on energy efficient HPC links

Collective memory transfers for multi-core chips

On the conditions for efficient interoperability with threads: an experience with PGAS languages using cray communication domains

Block value based insertion policy for high performance last-level caches

Thread-cooperative, bit-parallel computation of levenshtein distance on GPU

Value influence analysis for message passing applications

An adaptive cross-architecture combination method for graph traversal

Understanding the impact of threshold voltage on MLC flash memory performance and reliability

Improving performance by matching imbalanced workloads with heterogeneous platforms

A programming system for xeon phis with runtime SIMD parallelization

Verifying micro-architecture simulators using event traces

Scalable analysis of multicore data reuse and sharing

HOMR: a hybrid approach to exploit maximum overlapping in MapReduce over high performance interconnects

Multi-stage coordinated prefetching for present-day processors

Load balancing n-body simulations with highly non-uniform density

Scalable performance analysis of exascale MPI programs through signature-based clustering algorithms

Accelerating cache coherence mechanism with speculation

DWC: dynamic write consolidation for phase change memory systems

Long-term resource fairness: towards economic fairness on pay-as-you-use computing systems

Unified on-chip memory allocation for SIMT architecture

Reducing energy consumption of NoC by router bypassing

Hardware-assisted scalable flow control of shared receive queue

Automating and optimizing data transfers for many-core coprocessors

Parallelizing and optimizing sparse tensor computations

On the conditions for efficient interoperability with threads: an experience with PGAS languages using cray communication domains

Content Provider	ACM Digital Library
Author	Ibrahim, Khaled Z. Yelick, Katherine
Abstract	Today's high performance systems are typically built from shared memory nodes connected by a high speed network. That architecture, combined with the trend towards less memory per core, encourages programmers to use a mixture of message passing and multithreaded programming. Unfortunately, the advantages of using threads for in-node programming are hindered by their inability to efficiently communicate between nodes. In this work, we identify some of the performance problems that arise in such hybrid programming environments and characterize conditions needed to achieve high communication performance for multiple threads: addressability of targets, separability of communication paths, and full direct reachability to targets. Using the GASNet communication layer on the Cray XC30 as our experimental platform, we show how to satisfy these conditions. We also discuss how satisfying these conditions is influenced by the communication abstraction, implementation constraints, and the interconnect messaging capabilities. To evaluate these ideas, we compare the communication performance of a thread-based node runtime to a process-based runtime. Without our GASNet extensions, thread communication is significantly slower than processes--up to 21x slower. Once the implementation is modified to address each of our conditions, the two runtimes have comparable communication performance. This allows programmers to more easily mix models like OpenMP, CILK, or pthreads with a GASNet-based model like UPC, with the associated performance, convenience and interoperability advantages that come from using threads within a node.
Starting Page	23
Ending Page	32
Page Count	10
File Format	PDF
ISBN	9781450326421
DOI	10.1145/2597652.2597657
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-06-10
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Threads Communication paradigms Processes Interoperability Programming languages
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

the Cray Gemini Interconnect for PGAS languages and

Efficient Interoperability of OpenSHMEM on Multicore Architectures

A preliminary evaluation of the hardware acceleration of the cray gemini interconnect for PGAS languages and comparison with MPI

Designing scalable PGAS communication subsystems on cray gemini interconnect

Parallel programming paradigms illustrated (abstract only)

Asynchronous PGAS runtime for Myrinet networks

Evaluation of PGAS Communication Paradigms with Geometric Multigrid

Evaluating the Potential of Cray Gemini Interconnect for PGAS Communication Runtime Systems

LLVM-based communication optimizations for PGAS programs

On the conditions for efficient interoperability with threads: an experience with PGAS languages using cray communication domains

Similar Documents

the Cray Gemini Interconnect for PGAS languages and

Efficient Interoperability of OpenSHMEM on Multicore Architectures

A preliminary evaluation of the hardware acceleration of the cray gemini interconnect for PGAS languages and comparison with MPI

Designing scalable PGAS communication subsystems on cray gemini interconnect

Parallel programming paradigms illustrated (abstract only)

Asynchronous PGAS runtime for Myrinet networks

Evaluation of PGAS Communication Paradigms with Geometric Multigrid

Evaluating the Potential of Cray Gemini Interconnect for PGAS Communication Runtime Systems

LLVM-based communication optimizations for PGAS programs

On the conditions for efficient interoperability with threads: an experience with PGAS languages using cray communication domains