NDLI: TAPE: a transactional application profiling environment

Please wait, while we are loading the content...

Reducing latencies of pipelined cache accesses through set prediction

Fast branch misprediction recovery in out-of-order superscalar processors

Low-overhead call path profiling of unmodified, optimized code

Automatic thread distribution for nested parallelism in OpenMP

Generating new general compiler optimization settings

TAPE: a transactional application profiling environment

The architecture of the HP Superdome shared-memory multiprocessor

Transparent caching with strong consistency in dynamic content web sites

System noise, OS clock ticks, and fine-grained parallel applications

Improving the computational intensity of unstructured mesh applications

What is worth learning from parallel workloads?: a user and session based analysis

Characterization of L3 cache behavior of SPECjAppServer2002 and TPC-C

Tornado warning: the perils of selective replay in multithreaded processors

Design of a next generation sampling service for large scale data analysis applications

Lightweight reference affinity analysis

An integrated simdization framework using virtual vectors

Low-power, low-complexity instruction issue using compiler assistance

Scaling physics and material science applications on a massively parallel Blue Gene/L system

Disk layout optimization for reducing energy consumption

Another approach to backfilled jobs: applying virtual malleability to expired windows

Parallel sparse LU factorization on second-class message passing platforms

affinity-on-next-touch: increasing the performance of an industrial PDE solver on a cc-NUMA system

A hybrid hardware/software approach to efficiently determine cache coherence Bottlenecks

An asymmetric clustered processor based on value content

Online performance analysis by statistical sampling of microprocessor performance counters

Think globally, search locally

Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation

Thread-Level Speculation on a CMP can be energy efficient

Optimization of MPI collective communication on BlueGene/L systems

Continuous Replica Placement schemes in distributed systems

High performance support of parallel virtual file system (PVFS2) over Quadrics

Cache oblivious stencil computations

Automatic generation and tuning of MPI collective communication routines

A NUCA substrate for flexible CMP cache sharing

A heterogeneously segmented cache architecture for a packet forwarding engine

Improved automatic testcase synthesis for performance model validation

Facilitating the search for compositions of program transformations

Towards automatic translation of OpenMP to MPI

Power-aware resource allocation in high-end systems via online simulation

A performance-conserving approach for reducing peak power consumption in server systems

The implications of working set analysis on supercomputing memory hierarchy design

Multigrain parallel Delaunay Mesh generation: challenges and opportunities for multithreaded architectures

TAPE: a transactional application profiling environment

Content Provider	ACM Digital Library
Author	Carlstrom, Brian D. Minh, Chi Cao Chung, JaeWoong McDonald, Austen Kozyrakis, Christos Chafi, Hassan Hammond, Lance Olukotun, Kunle
Abstract	Transactional Coherence and Consistency (TCC) provides a new parallel programming model that uses transactions as the basic unit of parallel work and communication. TCC simplifies the development of correct parallel code because hardware provides transaction atomicity and ordering. Nevertheless, the programmer or a dynamic compiler must still optimize the parallel code for performance.This paper presents TAPE, a hardware and software infrastructure for profiling in TCC systems. TAPE extends the hardware for transactional execution to identify performance impediments such as dependence violations, buffer overflows, and work imbalance. It filters infrequent events to reduce resource requirements and allows the programmer to focus on the most important bottlenecks. We demonstrate that TAPE introduces minimal die area and performance overhead and can be used continuously, even for production runs. Moreover, we demonstrate how to leverage the profiling information to guide optimization for a set of parallel applications. TAPE accurately identifies the source code location and type of the most important bottlenecks, allowing a programmer to achieve maximum parallel speedup with a few profiling steps.
Starting Page	199
Ending Page	208
Page Count	10
File Format	PDF
ISBN	1595931678
DOI	10.1145/1088149.1088176
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-06-20
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TAPE: A transactional application profiling environment (2005)

TAPE: A Transactional Application Profiling Environment (2005)

Transactional event profiling in a best-effort hardware transactional memory system

Profiling Transactional Memory Applications

A transactional workflow based distributed application composition and execution environment

Whodunit: Transactional profiling for multi-tier applications (2007)

Profiling Transactional Memory applications on an atomic block basis: A Haskell case study (2009)

A Low-Overhead Profiling and Visualization Framework for Hybrid Transactional Memory

Application of Six Sigma DMAIC methodology in a transactional environment

TAPE: a transactional application profiling environment

Similar Documents

TAPE: A transactional application profiling environment (2005)

TAPE: A Transactional Application Profiling Environment (2005)

Transactional event profiling in a best-effort hardware transactional memory system

Profiling Transactional Memory Applications

A transactional workflow based distributed application composition and execution environment

Whodunit: Transactional profiling for multi-tier applications (2007)

Profiling Transactional Memory applications on an atomic block basis: A Haskell case study (2009)

A Low-Overhead Profiling and Visualization Framework for Hybrid Transactional Memory

Application of Six Sigma DMAIC methodology in a transactional environment

TAPE: a transactional application profiling environment