NDLI: Combined WCET analysis of bitcode and machine code using control-flow relation graphs

Please wait, while we are loading the content...

HW/SW co-designed acceleration of dynamic languages

Low cost control flow protection using abstract control signatures

Improving processor efficiency by statically pipelining instructions

Program performance spectrum

The role of C in the dark ages of multi-core

$FTL^{2}:$ a hybrid flash translation layer with logging for write reduction in flash memory

A two-step optimization technique for functions placement, partitioning, and priority assignment in distributed systems

Portable mapping of openMP to multicore embedded systems using MCA APIs

Boosting efficiency of fault detection and recovery throughapplication-specific comparison and checkpointing

LUCAS: latency-adaptive unified cluster assignment and instruction scheduling

Non-intrusive program tracing and debugging of deployed embedded systems through side-channel analysis

Compiler directed write-mode selection for high performance low power volatile PCM

Buffer minimization in earliest-deadline first scheduling of dataflow graphs

Combined WCET analysis of bitcode and machine code using control-flow relation graphs

A JVM for soft-error-prone embedded systems

Practical speculative parallelization of variable-length decompression algorithms

BLog: block-level log-block management for NAND flash memorystorage systems

Automatic dataflow model extraction from modal real-time stream processing applications

Combined WCET analysis of bitcode and machine code using control-flow relation graphs

Content Provider	ACM Digital Library
Author	Huber, Benedikt Puschner, Peter Prokesch, Daniel
Abstract	Static program analyses like stack usage analysis and worst-case execution time (WCET) analysis depend on the actual machine code generated by the compiler for the target system. As the analysis of binary code is costly, hard to diagnose and platform dependent, it is preferable to carry out parts of these analyses on a higher-level program representation. To this end, the higher-level code and the machine code need to be related, a difficult task due to the complexity of modern optimizing compilers. In this article, we present a novel representation called control-flow relation graphs, which provide an accurate model of the control-flow relation between machine code and the compiler's intermediate representation. In order to facilitate the integration of our approach in existing compiler frameworks, we develop a construction algorithm that builds the control-flow relation graph from partial mappings provided by the compiler. The WCET calculation method for control-flow relation graphs processes flow information from both the intermediate representation and machine code. Furthermore, we demonstrate the transformation of flow information from the IR to the machine code level, in order to use existing industrial-strength WCET analysis tools operating on machine code. We implemented the construction algorithm within the LLVM compiler framework, along with an implementation of the combined WCET calculation method. The evaluation demonstrates that the approach is able to relate bitcode (LLVM's intermediate representation) and machine code in a precise way, with a WCET increase of at most 2% when using flow facts on the bitcode level, compared to equivalent ones on the machine-code level. As the methods presented in this article provide a cost-effective way to reuse platform independent flow information, they have the potential to simplify WCET analysis, and popularize its use in the development process of real-time systems.
Starting Page	163
Ending Page	172
Page Count	10
File Format	PDF
ISBN	9781450320856
DOI	10.1145/2465554.2465567
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2013-06-20
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Llvm Control-flow relation Flow facts transformation Wcet analysis
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in