NDLI: Design and analysis of buffered crossbars and banyans with cut-through switching

Please wait, while we are loading the content...

LAPACK: a portable linear algebra library for high-performance computers

Hierarchical blocking and data flow analysis for numerical linear algebra

Multilinear algebra and parallel programming

The impact of memory organization on the performance of matrix multiplication

A linear array of processors with partially shared memory for parallel solution of PDE

On randomly interleaved memories

Tracing application program execution on the Cray X-MP and Cray 2

Parallel program debugging with on-the-fly anomaly detection

Improving instruction cache behavior by reducing cache pollution

A parallel Monte Carlo search algorithm for the conformational analysis of proteins

Folding RNA on the Cray-2

A parallel computational approach using a cluster of IBM ES/3090 600Js for physical mapping of chromosomes

Experience with a performance analyzer for multithreaded applications

Performance evaluation of the IBM RISC System/6000: comparison of an optimized scalar processor with two vector processors

The characterization of two scientific workloads using the CRAY X-MP performance monitor

Supercomputer network selection: a case study

Very high performance networking for supercomputing

Cost-performance analysis of heterogeneity in supercomputer architectures

Fast barrier synchronization hardware

Switch-stacks: a scheme for microtasking nested parallel loops

Parallelization of loops with exits on pipelined architectures

Computation of large-scale constrained matrix problems: the splitting equilibration algorithm

High performance preconditioning on supercomputers for the 3D device simulator MINIMOS

Techniques for improving the performance of sparse matrix factorization on multiprocessor workstations

Fault-tolerant routing in MIN-based supercomputers

Uni-directional hypercubes

Design and analysis of buffered crossbars and banyans with cut-through switching

A parallel object-oriented total architecture: A–NET

A parallel computer model supporting procedure-based communication

A high-performance, memory-based interconnection system for multicomputer environments

Performance estimation in a massively parallel system

Parametrized algorithm decomposition and performance analysis

Another view on parallel speedup

A taxonomy of concepts for evaluating chess strength

Group graphs and computational symmetry on massively parallel architecture

Chess and supercomputers: details about optimizing Cray Blitz

Experiences in building the Clemson computational sciences program

A real introduction to supercomputing: a user training course

Loop displacement: an approach for transforming and scheduling loops for parallel execution

A compiler-assisted approach to SPMD execution

Loop distribution with arbitrary control flow

Large-scale computing on clustered vector multiprocessors

Application of sequential staging of tasks to petroleum reservoir modeling

A vectorized 3-D finite element model for transient simulation of two-phase heat transport with phase transformation and a moving interface

Parallelization of a radiation transport simulation code on the BBN TC2000 parallel computer

Perfect Benchmarks decomposition and performance on VAX multiprocessors

Embedding meshes on the star graph

Logarithmic time cost optimal parallel sorting is not yet fast in practice!

A simple and correct shared-queue algorithm using compare-and-swap

Fine-grain parallelism in the ALPS programming language

Delirium: an embedding coordination language

UC: a language for the connection machine

Parallel algorithm research at CERFACS

A write update cache coherence protocol for MIN-based multiprocessors with accessibility-based split caches

Cache coherence in systems with parallel communication channels & many processors

Data cache performance of supercomputer applications

Resource binding—a universal approach to parallel programming

A flexible communication abstraction for nonshared memory parallel computing

Implementation machine paradigm for parallel programming

Efficient parallel logic simulation techniques for the connection machine

Design of a scalable parallel switch-level simulator for VLSI

SISAL versus FORTRAN: a comparison using the Livermore loops

Experimental analysis of communication/data-conditional aspects of a mixed-mode parallel architecture via synthetic computations

Performance evaluation of mesh-connected wormhole-routed networks for interprocessor communication in multicomputers

Theorem proving in propositional logic on vector computers using a generalized Davis-Putnam procedure

Scan primitives for vector computers

A vectorized long-period shift-register random number generator

Massively parallel computational methods in light scattering by small particles

On the adequacy of message-passing parallel supercomputers for solving neutron transport problems

MONT3E: a Monte Carlo electron heat transfer code

A fiber optic hypermesh for SIMD/MIMD machines

A message passing coprocessor for distributed memory multicomputers

Architectural support for register allocation in the presence of aliasing

Information optimization for Monte Carlo data and application to high-temperature quantum chromodynamics

An optional hypercube direct N-body solver on the connection machine

Monte Carlo simulation of the Ising model and random number generation on the vector processor

P3D: a Lisp-based format for representing general 3D models

Scientific data visualization: a formal introduction to the rendering and geometric modeling aspects

Run-time monitoring of concurrent programs on the Cedar multiprocessor

Future general purpose supercomputer architectures

Building black holes, gravitational waves, and relativistic fluid flows: supercomputer cinema

Quantum molecular modeling with simulated annealing—a distributed processing and visualization application

Computer simulation of high-speed impact response of composites

Time dilation visualization in relativity

Partitioning declarative programs into communicating processes

Parallel processing of near fine grain tasks using static scheduling OSCAR (optimally scheduled advanced multiprocessor)

Generating explicit communication from shared-memory program references

A network-topology independent task allocation strategy for parallel computers

Heuristic methods for dynamic load balancing in a message-passing supercomputer

A semi distributed task allocation strategy for large hypercube supercomputers

Architecture and implementation of a VLIW supercomputer

The design of a RISC based multiprocessor chip

Soviet high-speed computers: the new generation

Performing data flow analysis in parallel

Experience with interprocedural analysis of array side effects

Subdomain dependence test for massive parallelism

Design and analysis of buffered crossbars and banyans with cut-through switching

Content Provider	ACM Digital Library
Author	Fang, Chien Szymanski, Ted
Abstract	The design and approximate analyses of discrete time buffered crossbar and banyans with cut-through switching are presented. The crossbar switches can contain either (1) input FIFO queueing, (2) input “bypass” queueing where the FIFO discipline is relaxed, (3) a novel scheme called “restricted output queueing” where the number of simultaneous arrivals to an output queue is upper bounded, or (4) a novel combination of input FIFO and restricted output queueing. An analysis for the delay distribution of a packet leaving the network is presented. It is shown that restricted output queueing (or combined input and restricted output queueing) can rival the performance of pure output queueing, while requiring far less hardware; typically, limiting the number of simultaneous arrivals to an output queue to 2 or 3 is sufficient to ensure near optimal performance. It is shown that for light to moderate loads, cut-through switching offers significant improvement since most buffers are empty and cut-through occurs often. A comparison indicates that cut-through switching offers larger performance improvements when newer pin-limited GaAs Integrated circuits are used, rather than conventional CMOS or ECL, due to the similarity to bit-serial transmission in the newer and faster ICs with fewer pins.
Starting Page	264
Ending Page	273
Page Count	10
File Format	PDF
ISBN	0897914120
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1990-11-12
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in