NDLI: CheckerCore: enhancing an FPGA soft core to capture worst-case execution times

Please wait, while we are loading the content...

Sustaining moore's law in embedded computing through probabilistic and approximate design: retrospects and prospects

Exploiting residue number system for power-efficient digital signal processing in embedded processors

Mapping stream programs onto heterogeneous multiprocessor systems

Fine-grain performance scaling of soft vector processors

A buffer replacement algorithm exploiting multi-chip parallelism in solid state disks

CheckerCore: enhancing an FPGA soft core to capture worst-case execution times

An accelerator-based wireless sensor network processor in 130nm CMOS

A case study of on-chip sensor network in multiprocessor system-on-chip

Complete nanowire crossbar framework optimized for the multi-spacer patterning technique

Fast enumeration of maximal valid subgraphs for custom-instruction identification

Optimal loop parallelization for maximizing iteration-level parallelism

Fine-grained parallel application specific computing for RNA secondary structure prediction using SCFGS on FPGA

Exposing non-standard architectures to embedded software using compile-time virtualisation

Instruction cache locking inside a binary rewriter

Smartphone-based assistive technologies for the blind

A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache)

III-V/Si integration: potential and outlook for integrated low power micro and nanosystems

Hybrid multithreading for VLIW processors

Progressive spill code placement

Reducing impact of cache miss stalls in embedded systems by extracting guaranteed independent instructions

A platform for developing adaptable multicore applications

Tabu search-based synthesis of dynamically reconfigurable digital microfluidic biochips

OPAIMS: open architecture precision agriculture information monitoring system

Towards scalable reliability frameworks for error prone CMPs

Spatial complexity of reversibly computable DAG

Slicing based code parallelization for minimizing inter-processor communication

Streaming FFT on REDEFINE-v2: an application-architecture design space exploration

Parallel, hardware-supported interrupt handling in an event-triggered real-time operating system

Tight WCRT analysis of synchronous C programs

CGRA express: accelerating execution using dynamic operation fusion

Energy-aware probabilistic multiplier: design and analysis

CheckerCore: enhancing an FPGA soft core to capture worst-case execution times

Content Provider	ACM Digital Library
Author	Ouyang, Jin Xie, Yuan Mueller, Frank Zhang, Tao Mohan, Sibin Raghavendra, Raghuveer
Abstract	Embedded processors have become increasingly complex, resulting in variable execution behavior and reduced timing predictability. On such processors, safe timing specifications expressed as bounds on the worst-case execution time (WCET) are generally too loose due to conservative assumptions about complex architectural features, timing anomalies and programmatic complexities. Hence, exploiting the latest architectures may not be an option for embedded systems with hard real-time constraints where deadline misses cannot be tolerated. This work addresses these shortcomings by contributing CheckerCore. CheckerCore is a mode-enhanced SPARC v8 soft core processor synthesized on an FPGA. During regular execution the core adheres to its original specifications. But when operating in a special time-checking configuration, CheckerCore executes programs irrespective of inputs and steers execution intentionally along selected control flow paths. Such execution allows systematic derivation of worst-case execution time (WCET) bounds. This paper presents the overall design and implementation of CheckerCore and also illustrates its use in deriving accurate WCET bounds for a set of embedded benchmarks. Overall, CheckerCore proposes a realistic processor core enhancement that encapsulate processor details without revealing them to users while supporting safe bounding of WCETs. To the best of our knowledge, this is the first contribution of a WCET-enhancing microarchitectural feature besides full processor encapsulations.
Starting Page	175
Ending Page	184
Page Count	10
File Format	PDF
ISBN	9781605586267
DOI	10.1145/1629395.1629421
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-10-11
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Wcet Sparc Fpga Leon3 Embedded system Real-time Shadow pipeline Worst-case-execution-time Checkercore
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in