NDLI: Reducing misspeculation overhead for module-level speculative execution

Please wait, while we are loading the content...

Marching-pixels: a new organic computing paradigm for smart sensor processor arrays

Balancing clustering-induced stalls to improve performance in clustered processors

Reversible computing: from mathematical group theory to electronical circuit experiment

Jalapeno: secentralized grid computing using peer-to-peer technology

Reconfigurable universal SAD-multiplier array

Grid result checking

Dynamic loop pipelining in data-driven architectures

Improving quantum circuit dependability with reconfigurable quantum gate arrays

Skewed caches from a low-power perspective

Optimizing general purpose compiler optimization

A QoS-enabled packet scheduling algorithm for IPSec multi-accelerator based systems

Contextual information management using contract: based workflow

A case for a working-set-based memory hierarchy

A computing architecture for physics

Reducing misspeculation overhead for module-level speculative execution

SPANIDS: a scalable network intrusion detection loadbalancer

An efficient wakeup design for energy reduction in high-performance superscalar processors

Introduction to reversible computing: motivation, progress, and challenges

Reversible computation with quantum-dot cellular automata (QCA)

Fast, efficient, recovering, and irreversible

Time, space, and energy in reversible computing

Power and performance optimization at the system level

First steps towards organic computing systems: monitoring an adaptive protocol stack with a fuzzy classifier system

Two-state, reversible, universal cellular automata in three dimensions

A two level market model for resource allocation optimization in computational grid

Evaluation of extended dictionary-based static code compression schemes

GRID Based Federated Digital Library

Owl: next generation system monitoring

Using a hybrid CA based model for a flexible qualitative qubit simulation: fully frustrated josephson junction ladder (JJL) application

Controlling leakage power with the replacement policy in slumberous caches

Transition aware scheduling: increasing continuous idle-periods in resource units

Sparse matrix storage revisited

Communication and security extensions for a ubiquitous mobile agent system (UbiMAS)

Exploiting processor groups to extend scalability of the GA shared memory programming model

A combined hardware and software architecture for secure computing

Partially ordered epochs for thread-level speculation

Reliability assessment in embryonics inspired by fault-tolerant quantum computation

On the energy-efficiency of speculative hardware

Reversible logic for supercomputing

The electron waveguide y-branch switch: a review and arguments for its use as a base for reversible logic

Making adiabatic circuits attractive for todays VLSI industry by multi-mode operation-adiabatic mode circuits

Thermodynamical cost of reversible computing

Specific ergodicity: an informative indicator for invertible computational media

Matrix register file and extended subwords: two techniques for embedded media processors

Scheduling for heterogeneous processors in server systems

A time-predictable execution mode for superscalar pipelines with instruction prescheduling

Improving branch prediction accuracy with parallel conservative correctors

Exploiting temporal locality in drowsy cache policies

Implementation of a simple 8-bit microprocessor with reversible energy recovery logic

Dynamic run-time architecture techniques for enabling continuous optimization

When prefetching improves/degrades performance

Drowsy region-based caches: minimizing both dynamic and static power dissipation

Scaling trends in adiabatic logic

Reducing misspeculation overhead for module-level speculative execution

Content Provider	ACM Digital Library
Author	Warg, Fredrik Stenstrom, Per
Abstract	Thread-level speculative execution is a technique that makes it possible for a wider range of single-threaded applications to make use of the processing resources in a chip multiprocessor.We consider module-level speculation, i.e., speculative threads executing the code after a module (i.e., a procedure, function, or method) call. Unfortunately, previous studies have shown that indiscriminate module-level speculation results in significant overheads, mainly due to frequent misspeculations. In addition to hurting performance, excessive overhead is harmful from a resource usage and energy efficiency standpoint. We show that the overhead when spawning speculative threads for all module continuations is on average three times as big as the time spent on useful execution on our baseline 8-way chip multiprocessorIn this paper, we present and make a detailed evaluation of a technique that aims at reducing the overhead associated with misspeculations. History-based prediction is used in an attempt to prevent speculative threads from being spawned when they are expected to cause misspeculations. We find that the overhead can be reduced with a factor of six on average compared to indiscriminate speculation. The impact on speedup is small for most applications, but in several cases speedup is slightly improved.
Starting Page	289
Ending Page	298
Page Count	10
File Format	PDF
ISBN	1595930191
DOI	10.1145/1062261.1062310
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-05-04
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Performance evaluation Thread-level speculation Chip multiprocessors Misspeculation prediction Module-level parallelism
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in