NDLI: Efficient traffic aware power management in multicore communications processors

Please wait, while we are loading the content...

Softly defined networking

On the feasibility of completely wireless datacenters

NetSlices: scalable multi-core packet processing in user-space

xOMB: extensible open middleboxes with commodity servers

Fast longest prefix name lookup for content-centric network forwarding

Host-based multi-tenant technology for scalable data center networks

Efficient buffering and scheduling for a single-chip crosspoint-queued switch

Software is the future of networking

Attendre: mitigating ill effects of race conditions in openflow via queueing mechanism

A hardware spinal decoder

Floating ground architecture: overcoming the one-hop boundary of current mobile internet

On pending interest table in named data networking

$MCA^{2}:$ multi-core architecture for mitigating complexity attacks

Popularity-driven coordinated caching in named data networking

Cache-aware affinitization on commodity multicores for high-speed network flows

NetBump: user-extensible active queue management with bumps on the wire

Hardware support for dynamic protocol stacks

Distributed adaptive routing for big-data applications running on data center networks

Efficient traffic aware power management in multicore communications processors

Dynamic frequency scaling architecture for energy efficient router

Fast submatch extraction using OBDDs

ECOS: leveraging software-defined networks to support mobile application offloading

Coexist: integrating content oriented publish/subscribe systems with ip

Malacoda: towards high-level compilation of network security applications on reconfigurable hardware

Low-latency modular packet header parser for FPGA

Extensible hierarchical simulation of network systems

LEAP: latency- energy- and area-optimized lookup pipeline

M-DFA (multithreaded DFA): an algorithm for reduction of state transitions and acceleration of REGEXP matching

FlowOS: a pure flow-based vision of network traffic

A new embedded platform for rapid development of network applications

Modular design of data vortex switch network

Structural compression of packet classification trees

PVNs: making virtualized network infrastructure usable

Toward fast NDN software forwarding lookup engine based on hash tables

Securing multi-core multi-threaded packet processors

Efficient traffic aware power management in multicore communications processors

Content Provider	ACM Digital Library
Author	John, Lizy Kurian Iqbal, Muhammad Faisal
Abstract	Multicore communications processors have become the main computing element in Internet routers and mobile base stations due to their flexibility and high processing capability. These processors are designed and equipped with enough resources to handle peak traffic loads. But network traffic varies significantly over time and peak traffic is observed very rarely. This variation in amount of traffic gives us an opportunity to save power during the low traffic times. Existing power management schemes are either too conservative or are unaware of traffic demands. We present a predictive power management scheme for communications or network processors. We use a traffic and load predictor to pro-actively change the number of active cores. Predictive power management provides more power efficiency than reactive schemes because it reduces the lag between load changes and changes in power adaptations since adaptations can be applied before the load changes. The proposed scheme also uses Dynamic Voltage and Frequency Scaling (DVFS) to change the frequency of the active cores to adapt to variation in traffic during the prediction interval. We perform experiments on real network traces and show that the proposed traffic aware scheme can save up to 40\% more power in communications processors as compared to traditional power management schemes.
Starting Page	123
Ending Page	134
Page Count	12
File Format	PDF
ISBN	9781450316859
DOI	10.1145/2396556.2396581
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-10-29
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	C-state Network processor P-state Power management
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in