NDLI: Automatically partitioning packet processing applications for pipelined architectures

Please wait, while we are loading the content...

A serializability violation detector for shared-memory server programs

Jungloid mining: helping to navigate the API jungle

Essential language support for generic programming

Code placement for improving dynamic branch prediction accuracy

Pin: building customized program analysis tools with dynamic instrumentation

Shangri-La: achieving high performance from compiled network applications while enabling ease of programming

Threads cannot be implemented as a library

Programming by sketching for bit-streaming programs

The transactional manifesto: software engineering and non-blocking synchronization

Scalable statistical bug isolation

Checking type safety of foreign function calls

Semantic type qualifiers

Optimising aspectJ

Differential register allocation

TraceBack: first fault diagnosis by reconstruction of distributed control flow

Automatically partitioning packet processing applications for pipelined architectures

Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices

PADS: a domain-specific language for processing ad hoc data

VYRD: verifYing concurrent programs by runtime refinement-violation detection

Permission-based ownership: encapsulating state in higher-order typed languages

Automatic pool allocation: improving performance by controlling data structure layout in the heap

Demystifying on-the-fly spill code

DART: directed automated random testing

Programming ad-hoc networks of mobile and resource-constrained devices

Composing security policies with polymer

Path slicing

Garbage collection without paging

Formal loop merging for signal transforms

Automatically partitioning packet processing applications for pipelined architectures

Content Provider	ACM Digital Library
Author	Huang, Bo Li, Long Dai, Jinquan Harrison, Luddy
Abstract	Modern network processors employs parallel processing engines (PEs) to keep up with explosive internet packet processing demands. Most network processors further allow processing engines to be organized in a pipelined fashion to enable higher processing throughput and flexibility. In this paper, we present a novel program transformation technique to exploit parallel and pipelined computing power of modern network processors. Our proposed method automatically partitions a sequential packet processing application into coordinated pipelined parallel subtasks which can be naturally mapped to contemporary high-performance network processors. Our transformation technique ensures that packet processing tasks are balanced among pipeline stages and that data transmission between pipeline stages is minimized. We have implemented the proposed transformation method in an auto-partitioning C compiler product for Intel Network Processors. Experimental results show that our method provides impressive speed up for the commonly used NPF IPv4 forwarding and IP forwarding benchmarks. For a 9-stage pipeline, our auto-partitioning C compiler obtained more than 4X speedup for the IPv4 forwarding PPS and the IP forwarding PPS (for both the IPv4 traffic and IPv6 traffic).
Starting Page	237
Ending Page	248
Page Count	12
File Format	PDF
ISBN	1595930566
DOI	10.1145/1065010.1065039
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-06-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Network processor Packet processing Program partition Parallel Live-set transmission Pipelining transformation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Automatically partitioning packet processing applications for pipelined architectures

Realistic scheduling: compaction for pipelined architectures

A library for coarse grain macro-pipelining in distributed memory architectures (1994).

On Parallel Generation of Set Partitions in Associative Processor Architectures (1999)

A hardware/software partitioning algorithm for pipelined instruction set processor

Predictability of program execution times on superscalar pipelined architectures

PARSA: A Parallel Program Scheduling and Assessment Environment

Efficient memory utilization on network processors for deep packet inspection

Scalable flow-based network processor for premium network services

Automatically partitioning packet processing applications for pipelined architectures

Similar Documents

Automatically partitioning packet processing applications for pipelined architectures

Realistic scheduling: compaction for pipelined architectures

A library for coarse grain macro-pipelining in distributed memory architectures (1994).

On Parallel Generation of Set Partitions in Associative Processor Architectures (1999)

A hardware/software partitioning algorithm for pipelined instruction set processor

Predictability of program execution times on superscalar pipelined architectures

PARSA: A Parallel Program Scheduling and Assessment Environment

Efficient memory utilization on network processors for deep packet inspection

Scalable flow-based network processor for premium network services

Automatically partitioning packet processing applications for pipelined architectures