NDLI: Demystifying on-the-fly spill code

Please wait, while we are loading the content...

A serializability violation detector for shared-memory server programs

Jungloid mining: helping to navigate the API jungle

Essential language support for generic programming

Code placement for improving dynamic branch prediction accuracy

Pin: building customized program analysis tools with dynamic instrumentation

Shangri-La: achieving high performance from compiled network applications while enabling ease of programming

Threads cannot be implemented as a library

Programming by sketching for bit-streaming programs

The transactional manifesto: software engineering and non-blocking synchronization

Scalable statistical bug isolation

Checking type safety of foreign function calls

Semantic type qualifiers

Optimising aspectJ

Differential register allocation

TraceBack: first fault diagnosis by reconstruction of distributed control flow

Automatically partitioning packet processing applications for pipelined architectures

Mitosis compiler: an infrastructure for speculative threading based on pre-computation slices

PADS: a domain-specific language for processing ad hoc data

VYRD: verifYing concurrent programs by runtime refinement-violation detection

Permission-based ownership: encapsulating state in higher-order typed languages

Automatic pool allocation: improving performance by controlling data structure layout in the heap

Demystifying on-the-fly spill code

DART: directed automated random testing

Programming ad-hoc networks of mobile and resource-constrained devices

Composing security policies with polymer

Path slicing

Garbage collection without paging

Formal loop merging for signal transforms

Demystifying on-the-fly spill code

Content Provider	ACM Digital Library
Author	Aletà, Alex Gonzàlez, Antonio Codina, Josep M. Kaeli, David
Abstract	Modulo scheduling is an effective code generation technique that exploits the parallelism in program loops by overlapping iterations. One drawback of this optimization is that register requirements increase significantly because values across different loop iterations can be live concurrently. One possible solution to reduce register pressure is to insert spill code to release registers. Spill code stores values to memory between the producer and consumer instructions.Spilling heuristics can be divided into two classes: 1) a posteriori approaches (spill code is inserted after scheduling the loop) or 2) on-the-fly approaches (spill code is inserted during loop scheduling). Recent studies have reported obtaining better results for spilling on-the-fly. In this work, we study both approaches and propose two new techniques, one for each approach. Our new algorithms try to address the drawbacks observed in previous proposals. We show that the new algorithms outperform previous techniques and, at the same time, reduce compilation time. We also show that, much to our surprise, a posteriori spilling can be in fact slitghtly more effective than on-the-fly spilling.
Starting Page	180
Ending Page	189
Page Count	10
File Format	PDF
ISBN	1595930566
DOI	10.1145/1065010.1065032
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-06-12
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Modulo scheduling Spill code Register allocation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Demystifying on-the-fly spill code

A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors

Combinatorial spill code optimization and ultimate coalescing

Register Allocation and Optimal Spill Code Scheduling in Software Pipelined Loops Using 0-1 Integer Linear Programming Formulation

Register Allocation Sensitive Region Scheduling (1995)

Hypernode reduction modulo scheduling

Post Register Allocation Spill Code Optimization

Code generation schema for modulo scheduled loops (1992)

Modulo scheduling without overlapped lifetimes

Demystifying on-the-fly spill code

Similar Documents

Demystifying on-the-fly spill code

A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors

Combinatorial spill code optimization and ultimate coalescing

Register Allocation and Optimal Spill Code Scheduling in Software Pipelined Loops Using 0-1 Integer Linear Programming Formulation

Register Allocation Sensitive Region Scheduling (1995)

Hypernode reduction modulo scheduling

Post Register Allocation Spill Code Optimization

Code generation schema for modulo scheduled loops (1992)

Modulo scheduling without overlapped lifetimes

Demystifying on-the-fly spill code