NDLI: Revisiting virtual memory for high performance computing on manycore architectures: a hybrid segmentation kernel approach

Please wait, while we are loading the content...

mOS: an architecture for extreme-scale operating systems

PICS: a performance-analysis-based introspective control system to steer parallel applications

An evaluation of BitTorrent's performance in HPC environments

Building blocks for an exa-scale operating system

Revisiting virtual memory for high performance computing on manycore architectures: a hybrid segmentation kernel approach

Hybrid MPI: a case study on the Xeon Phi platform

Reduction of operating system jitter caused by page reclaim

VMM emulation of Intel hardware transactional memory

Automatic SMT threading for OpenMP applications on the Intel Xeon Phi co-processor

Overhead of a decentralized gossip algorithm on the performance of HPC applications

Revisiting virtual memory for high performance computing on manycore architectures: a hybrid segmentation kernel approach

Content Provider	ACM Digital Library
Author	Gerofi, Balazs Ishikawa, Yutaka Soma, Yuki
Abstract	Page-based memory management (paging) is utilized by most of the current operating systems (OSs) due to its rich features such as prevention of memory fragmentation and fine-grained access control. Page-based virtual memory, however, stores virtual to physical mappings in page tables that also reside in main memory. Because translating virtual to physical addresses requires walking the page tables, which in turn implies additional memory accesses, modern CPUs employ translation lookaside buffers (TLBs) to cache the mappings. Nevertheless, TLBs are limited in size and applications that consume a large amount of memory and exhibit little or no locality in their memory access patterns, such as graph algorithms, suffer from the high overhead of TLB misses. This paper proposes a new hybrid kernel design targeting many-core CPUs, which manages the application's memory space by segmentation and offloads kernel services to dedicated CPU cores where paging is utilized. The method enables applications to run on top of the low-cost segmented memory management while allows the kernel to use the rich features of paging. We present the design and implementation of our kernel and demonstrate that segmentation can provide superior performance compared to both regular and large page based virtual memory. For example, running Graph500 on top of our segmentation design over Intel's Xeon Phi chip can yield up to 81% and 9% improvement compared to utilizing 4kB and 2MB pages in MPSS Linux, respectively.
Starting Page	1
Ending Page	8
Page Count	8
File Format	PDF
ISBN	9781450329507
DOI	10.1145/2612262.2612264
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-06-10
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Segmentation Xeon phi Hybrid kernel Manycore
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in