NDLI: Linear scan register allocation on SSA form

Please wait, while we are loading the content...

PinPlay: a framework for deterministic replay and reproducible analysis of parallel programs

Taming hardware event samples for FDO compilation

A self-adjusting code cache manager to balance start-up time and memory usage

Decoupled software pipelining creates parallelization opportunities

Coloring-based coalescing for graph coloring register allocation

Automatic creation of tile size selection models

Towards program optimization through automated analysis of numerical precision

Contention aware execution: online contention detection and response

Performance is dead, long live performance!

TAO: two-level atomicity for dynamic binary optimizations

Lightweight feedback-directed cross-module optimization

On improving heap memory layout by dynamic pool allocation

Prospect: a compiler framework for speculative parallelization

Linear scan register allocation on SSA form

Parameterized tiling revisited

Statistically regulating program behavior via mainstream computing

An adaptive task creation strategy for work-stealing scheduling

There are at least two sides to every heterogeneous system

Umbra: efficient and scalable memory shadowing

Automated just-in-time compiler tuning

An efficient software transactional memory using commit-time invalidation

Speculative parallelization of partial reduction variables

Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bit instructions

Minimizing communication in rate-optimal software pipelining for stream programs

Exploiting statistical correlations for proactive prediction of program behaviors

Dynamic interpretation for dynamic scripting languages

Large program trace analysis and compression with ZDDs

Hybrid Java compilation and optimization for digital TV software platform

Efficient compilation of fine-grained SPMD-threaded programs for multicore CPUs

Automatic parallelization of simulink applications

Level by level: making flow- and context-sensitive pointer analysis scalable for millions of lines of code

Linear scan register allocation on SSA form

Content Provider	ACM Digital Library
Author	Franz, Michael Wimmer, Christian
Abstract	The linear scan algorithm for register allocation provides a good register assignment with a low compilation overhead and is thus frequently used for just-in-time compilers. Although most of these compilers use static single assignment (SSA) form, the algorithm has not yet been applied on SSA form, i.e., SSA form is usually deconstructed before register allocation. However, the structural properties of SSA form can be used to simplify the algorithm. With only one definition per variable, lifetime intervals (the main data structure) can be constructed without data flow analysis. During allocation, some tests of interval intersection can be skipped because SSA form guarantees non-intersection. Finally, deconstruction of SSA form after register allocation can be integrated into the resolution phase of the register allocator without much additional code. We modified the linear scan register allocator of the Java HotSpot client compiler so that it operates on SSA form. The evaluation shows that our simpler and faster version generates equally good or slightly better machine code.
Starting Page	170
Ending Page	179
Page Count	10
File Format	PDF
ISBN	9781605586359
DOI	10.1145/1772954.1772979
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2010-04-24
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Java Lifetime analysis Ssa form Just-in-time compilation Linear scan Ssa form deconstruction Register allocation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Linear scan register allocation on ssa form (2010)

Linear scan register allocation on ssa form (2010)

Optimized interval splitting in a linear scan register allocator

Trace register allocation

Improvements to Linear Scan register allocation 1 Abstract (2004)

Trace-based Register Allocation in a JIT Compiler

LaTTe: A Java VM Just-in-Time Compiler with Fast and Efficient Register Allocation

Trace-based compilation in execution environments without interpreters

Optimized interval splitting in a linear scan register allocator (2005)

Linear scan register allocation on SSA form

Similar Documents

Linear scan register allocation on ssa form (2010)

Linear scan register allocation on ssa form (2010)

Optimized interval splitting in a linear scan register allocator

Trace register allocation

Improvements to Linear Scan register allocation 1 Abstract (2004)

Trace-based Register Allocation in a JIT Compiler

LaTTe: A Java VM Just-in-Time Compiler with Fast and Efficient Register Allocation

Trace-based compilation in execution environments without interpreters

Optimized interval splitting in a linear scan register allocator (2005)

Linear scan register allocation on SSA form