NDLI: Tolerating operational faults in cluster-based FPGAs

Please wait, while we are loading the content...

The effect of LUT and cluster size on deep-submicron FPGA performance and density

Programmable memory blocks supporting content-addressable memory

A novel high throughput reconfigurable FPGA architecture

An FPGA implementation and performance evaluation of the Serpent block cipher

Factoring large numbers with programmable hardware

Technology mapping for k/m-macrocell based FPGAs

Technology mapping issues for an FPGA with lookup tables and PLA-like blocks

Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays

Synthesis for FPGAs with embedded memory blocks

A reconfigurable multi-function computing cache architecture

A C compiler for a processor with a reconfigurable functional unit

The John Henry Syndrome (panel session)(abstract only): humans vs. machines as FPGA designers

A representation for dynamic graphs in reconfigurable hardware and its application to fundamental graph algorithms

The application of genetic algorithms to the design of reconfigurable reasoning VLSI chips

A benchmark suite for evaluating configurable computing systems—status, reflections, and future directions

Field programmable port extender (FPX) for distributed routing and queuing

Implementing a RAKE receiver for wireless communications on an FPGA-based computer system

Generating highly-routable sparse crossbars for PLDs

New parallelization and convergence results for NC: a negotiation-based FPGA router

Automatic generation of FPGA routing architectures from high-level descriptions

Tolerating operational faults in cluster-based FPGAs

Power estimation approach for SRAM-based FPGAs

Timing-driven placement for FPGAs

Algorithm analysis and mapping environment for adaptive computing systems (poster abstract)

Coarse-grained carry architecture for FPGA (poster abstract)

Cost minimization of partitioned circuits with complex resource constraints in FPGAs (poster abstract)

An FPGA-based genetic algorithm machine (poster abstract)

Design and implementation of an FPGA based processor for compressed images (poster abstract)

Determining the optimum extended instruction-set architecture for application specific reconfigurable VLIW CPUs (poster abstract)

Improving the performance and efficiency of an adaptive amplification operation using configurable hardware (poster abstract)

FPGA implementation and analysis of image restoration

FPGA clock management for low power applications (poster abstract)

Novel hardware-software architecture for the recursive merge filtering algorithm (poster abstract)

Low power digital design in FPGAs (poster abstract): a study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption

Reconfigurable target recognition system (poster abstract)

Real-time, frame-rate face detection on a configurable hardware system (poster abstract)

Scalable interconnect and power distribution for island-style FPGAs (poster abstract)

Synthesizing full-systolic arrays for matrix product on Xilinx's XC4000(E, EX) FPGAs (poster abstract)

Synthesis and domain-specific optimization of KressArray-based reconfigurable computing engines (poster abstract)

Virtualization of FPGA via segmentation (poster abstract)

Tolerating operational faults in cluster-based FPGAs

Content Provider	ACM Digital Library
Author	Lakamraju, Vijay Tessier, Russell
Abstract	In recent years the application space of reconfigurable devices has grown to include many platforms with a strong need for fault tolerance. While these systems frequently contain hardware redundancy to allow for continued operation in the presence of operational faults, the need to recover faulty hardware and return it to full functionality quickly and efficiently is great. In addition to providing functional density, FPGAs provide a level of fault tolerance generally not found in mask-programmable devices by including the capability to reconfigure around operational faults in the field. In this paper, incremental CAD techniques are described that allow functional recovery of FPGA design configurations in the presence of single or multiple operational faults. Our preferred approach to fault recovery takes advantage of device routing hierarchy in architectural families such as Xilinx Virtex [2] and Altera Apex [3] to quickly swap unused logic and routing resources in place of faulty ones within logic clusters. These algorithms allow for straight-forward implementation within a local fault-tolerant system without the need to access a remote processing location. If initial recovery attempts through localized swapping fail, an incremental router based on the widely-used PathFinder maze routing algorithm [10] can be applied remotely in an attempt to form connections between newly-allocated logic and interconnect based on the history of the initial design route.
Starting Page	187
Ending Page	194
Page Count	8
File Format	PDF
ISBN	1581131933
DOI	10.1145/329166.329205
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2000-02-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tolerating Operational Faults in Cluster-based FPGAs (2000)

Abstract Tolerating Operational Faults in Cluster-based FPGAs ∗

Tolerating Operational Faults in Cluster-Based FPGAs (2000)

Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM-based FPGAs

Tolerating corrupted communication

Design methodologies for tolerating cell and interconnect faults in FPGAs

A Comparison-Based Diagnosis Algorithm Tolerating Comparator Faults

Tolerating linear number of faults in networks of bounded degree

A Switch Box Architecture to Mitigate Bridging and Short Faults in SRAM-Based FPGAs

Tolerating operational faults in cluster-based FPGAs

Similar Documents

Tolerating Operational Faults in Cluster-based FPGAs (2000)

Abstract Tolerating Operational Faults in Cluster-based FPGAs ∗

Tolerating Operational Faults in Cluster-Based FPGAs (2000)

Reduced Triple Modular Redundancy for Tolerating SEUs in SRAM-based FPGAs

Tolerating corrupted communication

Design methodologies for tolerating cell and interconnect faults in FPGAs

A Comparison-Based Diagnosis Algorithm Tolerating Comparator Faults

Tolerating linear number of faults in networks of bounded degree

A Switch Box Architecture to Mitigate Bridging and Short Faults in SRAM-Based FPGAs

Tolerating operational faults in cluster-based FPGAs