NDLI: Compositional temporal analysis model for incremental hard real-time system design

Please wait, while we are loading the content...

Wireless innovations for smartphones

Internet-of-energy: combining embedded computing and communication for the smart grid

Debugging embedded multimedia application traces through periodic pattern mining

Finite automata with time-delay blocks

Server-based scheduling of parallel real-time tasks

Trigger memoization in self-triggered control

Shared hardware data structures for hard real-time systems

Code-level timing analysis of embedded software: emsoft'12 invited talk session outline

Estimation of probabilistic bounds on phase CPI and relevance in WCET analysis

An overview of the career of Paul Caspi

Programming parallelism with futures in lustre

On model based synthesis of embedded control software

Mixed critical system design and analysis

Computing without processors

Trends in automotive embedded systems

Smart layers and dumb result: IO characterization of an android-based smartphone

Synthesis from incompatible specifications

Operating system support for redundant multithreading

Feedback thermal control of real-time systems on multicore processors

A low-overhead dedicated execution support for stream applications on shared-memory cmp

Assessing the suitability of the NGMP multi-core processor in the space domain

Towards network-on-chip agreement protocols

A new data flow analysis model for TDM

Runtime verification of real-time embedded systems

A standards-based, fully-open software platform for smart embedded systems

Research issues in smart phones, notepads and related services

XEMU: an efficient QEMU based binary mutation testing framework for embedded software

Timed model checking with abstractions: towards worst-case response time analysis in resource-sharing manycore systems

Flattening hierarchical scheduling

Synthesis of minimal-error control software

Partitioned scheduling for real-time tasks on multiprocessor embedded systems with programmable shared srams

Compositional temporal analysis model for incremental hard real-time system design

Input-output robustness for discrete systems

Compositional temporal analysis model for incremental hard real-time system design

Content Provider	ACM Digital Library
Author	Geuns, Stefan J. Wiggers, Maarten H. Bekooij, Marco J.G. Hausmans, Joost P.H.M.
Abstract	The incremental design and analysis of parallel hard real-time stream processing applications is hampered by the lack of an intuitive compositional temporal analysis model that supports arbitrary cyclic dependencies between tasks. This paper introduces a temporal analysis model for hard real-time systems, called the Compositional Temporal Analysis (CTA) model, in which arbitrary cyclic dependencies can be specified. The CTA model also supports hierarchical composition and incremental design of timed components. The internals of a component in the CTA model can be hidden without changing the temporal properties of the component. Furthermore, the composition operation in the CTA model is associative, which enables composing components in an arbitrary order. Besides all these properties, also latency constraints and periodic sources and sinks can be specified and analyzed. We also show in this paper that for the CTA model efficient algorithms exist for buffer sizing, verifying consistency of compositions and to compute the temporal properties of compositions. The CTA model can be used as an abstraction of timed dataflow models. The CTA model uses components with transfer rates per port, in contrast to dataflow models that use actors with firing rules. Unlike dataflow models, the CTA model is not executable. An audio echo cancellation application is used to illustrate the applicability of the CTA model for a stream processing application with throughput and latency constraints, and to illustrate incremental design.
Starting Page	185
Ending Page	194
Page Count	10
File Format	PDF
ISBN	9781450314251
DOI	10.1145/2380356.2380390
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2012-10-07
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Hard real-time Performance analysis Hiding Compositionality Dataflow
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Chapter 4 dataflow analysis for real-time embedded multiprocessor system design.

Chapter 4 dataflow analysis for real-time embeddedmultiprocessor system design.

Logic-based schedulability analysis for compositional hard real-time embedded systems

Interface algebra for analysis of hierarchical real-time systems (2008)

Dataflow models for shared memory access latency analysis

Compositional Temporal Analysis Method for Fixed Priority Pre-emptive Scheduled Modal Stream Processing Applications

Incremental schedulability analysis of hierarchical real-time components (2006)

Incremental Schedulability Analysis of Hierarchical Real-Time Components

Incremental schedulability analysis of hierarchical real-time components

Compositional temporal analysis model for incremental hard real-time system design

Similar Documents

Chapter 4 dataflow analysis for real-time embedded multiprocessor system design.

Chapter 4 dataflow analysis for real-time embeddedmultiprocessor system design.

Logic-based schedulability analysis for compositional hard real-time embedded systems

Interface algebra for analysis of hierarchical real-time systems (2008)

Dataflow models for shared memory access latency analysis

Compositional Temporal Analysis Method for Fixed Priority Pre-emptive Scheduled Modal Stream Processing Applications

Incremental schedulability analysis of hierarchical real-time components (2006)

Incremental Schedulability Analysis of Hierarchical Real-Time Components

Incremental schedulability analysis of hierarchical real-time components

Compositional temporal analysis model for incremental hard real-time system design