NDLI: Incremental schedulability analysis of hierarchical real-time components

Please wait, while we are loading the content...

Time-triggered implementations of dynamic controllers

Real-time interfaces for composing real-time systems

Mixing signals and modes in synchronous data-flow systems

$S^{2}DB:$ a novel simulation-based debugger for sensor network applications

A hierarchical coordination language for interacting real-time tasks

A superblock-based flash translation layer for NAND flash memory

Efficient exception handling in Java bytecode-to-c ahead-of-time compiler for smbedded systems

Energy-efficient dynamic memory allocators at the middleware level of embedded systems

Analysis of the zeroconf protocol using UPPAAL

Incremental schedulability analysis of hierarchical real-time components

New approach to architectural synthesis: incorporating QoS constraint

Embedded system development for automotive applications: trends and challenges

Efficient distributed deadlock avoidance with liveness guarantees

A causality interface for deadlock analysis in dataflow

Polychronous mode automata

Multi-level software reconfiguration for sensor networks

Scheduling-independent threads and exceptions in SHIM

Energy-efficient file placement techniques for heterogeneous mobile storage systems

Schedulable persistence system for teal-time applications in virtual machine

Energy adaptation for multimedia information kiosks

Reusable models for timing and liveness analysis of middleware for distributed real-time and embedded systems

Scheduling for multi-threaded real-time programs via path planning

Formal performance evaluation of AMBA-based system-on-chip designs

A memory-optimal buffering protocol for preservation of synchronous semantics under preemptive scheduling

Towards a formal foundation for domain specific modeling languages

A timing model for synchronous language implementations in simulink

An analysis framework for network-code programs

Communication by sampling in time-sensitive distributed systems

Reliability mechanisms for file systems using non-volatile memory as a metadata store

Implementing fault-tolerance in real-time systems by automatic program transformations

Compiler-assisted leakage energy optimization for clustered VLIW architectures

Software partitioning for effective automated unit testing

Modeling a system controller for timing analysis

Scratchpad memory management for portable systems with a memory management unit

Defining a strategy to introduce a software product line using existing embedded systems

Incremental schedulability analysis of hierarchical real-time components

Content Provider	ACM Digital Library
Author	Sokolsky, Oleg Easwaran, Arvind Lee, Insup Shin, Insik
Abstract	Embedded systems are complex as a whole but consist of smaller independent modules minimally interacting with each other. This structure makes embedded systems amenable to compositional system design. Compositional design of real-time embedded systems can be done using hierarchical systems which consist of real-time components arranged in a scheduling hierarchy. Each component consists of a real-time workload and a scheduling policy for the workload. To simplify schedulability analysis of hierarchical systems, analysis can be done compositionally using interfaces that abstract the timing requirements of components. Associative composition will facilitate analysis of systems in which components are modified on the fly. In this paper, we propose efficient algorithms to abstract the resource requirements of components in the form of periodic resource models. Each component interface consists of a set of periodic resource models for different values of period, which allows the selection of a periodic interface that minimizes the collective real-time requirements of hierarchical components. We also describe an interface composition algorithm which accounts for context switch overheads incurred by components and is associative.
Starting Page	272
Ending Page	281
Page Count	10
File Format	PDF
ISBN	1595935428
DOI	10.1145/1176887.1176927
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-10-22
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Compositional schedulability analysis Hierarchical scheduling Incremental schedulability analysis Associative real-time interfaces
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in