NDLI: "Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense

Please wait, while we are loading the content...

38th Annual IEEE/ACM International Symposium on Microarchitecture - Title Page

38th Annual IEEE/ACM International Symposium on Microarchitecture - Copyright

Message from the General Chairs

Message from the Program Co-Chairs

The Cell Processor Architecture

How to Fake 1000 Registers

Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows

Efficient Use of Invisible Registers in Thumb Code

Wish Branches: Combining Conditional Branching and Predication for Adaptive Predicated Execution

A Criticality Analysis of Clustering in Superscalar Processors

Incremental Commit Groups for Non-Atomic Trace Processing

Pinot: Speculative Multi-threading Processor Architecture Exploiting Parallelism over a Wide Range of Granularities

Dynamic Helper Threaded Prefetching on the Sun UltraSPARC CMP Processor

Automatic Thread Extraction with Decoupled Software Pipelining

Exploiting Vector Parallelism in Software Pipelined Loops

Continuous Path and Edge Profiling

Improving Region Selection in Dynamic Optimization Systems

The Future Evolution of High-Performance Microprocessors

Scalable Store-Load Forwarding via Store Queue Index Prediction

Address-Indexed Memory Disambiguation and Store-to-Load Forwarding

Store Memory-Level Parallelism Optimizations for Commercial Applications

A Mechanism for Online Diagnosis of Hard Faults in Microprocessors

uComplexity: Estimating Processor Design Effort

Cost Sensitive Modulo Scheduling in a Loop Accelerator Synthesis System

Address-Value Delta (AVD) Prediction: Increasing the Effectiveness of Runahead Execution by Exploiting Regular Memory Allocation Patterns

Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors

ReSlice: Selective Re-Execution of Long-Retired Misspeculated Instructions Using Forward Slicing

A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance

Thermal Management of On-Chip Caches Through Power Density Minimization

Balancing Resource Utilization to Mitigate Power Density in Processor Pipelines

A Quantum Logic Array Microarchitecture: Scalable Quantum Data Movement and Computation

"Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense

The TM3270 Media-Processor

Stream Programming on General-Purpose Processors

Shader Performance Analysis on a Modern GPU Architecture

38th Annual IEEE/ACM International Symposium on Microarchitecture - Cover

"Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense

Content Provider	ACM Digital Library
Author	Barnes, Ronald D. Hwu, Wen-mei W. Ryoo, Shane
Abstract	As microprocessor designs become increasingly powerand complexity-conscious, future microarchitectures must decrease their reliance on expensive dynamic scheduling structures. While compilers have generally proven adept at planning useful static instruction-level parallelism, relying solely on the compiler¿s instruction execution arrangement performs poorly when cache misses occur, because variable latency is not well tolerated. This paper proposes a new microarchitectural model, multipass pipelining, that exploits meticulous compile-time scheduling on simple in-order hardware while achieving excellent cache miss tolerance through persistent advance preexecution beyond otherwise stalled instructions. The pipeline systematically makes multiple passes through instructions that follow a stalled instruction. Each pass increases the speed and energy efficiency of the subsequent ones by preserving computed results. The concept of multiple passes and successive improvement of efficiency across passes in a single pipeline distinguishes multipass pipelining from other runahead schemes. Simulation results show that the multipass technique achieves 77% of the cycle reduction of aggressive out-of-order execution relative to in-order execution. In addition, microarchitectural-level power simulation indicates that benefits of multipass are achieved at a fraction of the power overhead of full dynamic scheduling.
Starting Page	319
Ending Page	330
Page Count	12
File Format	PDF
ISBN	0769524400
DOI	10.1109/MICRO.2005.1
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2005-11-12
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in