NDLI: An online wear state monitoring methodology for off-the-shelf embedded processors

Please wait, while we are loading the content...

$R^{2}Cache:$ reliability-aware reconfigurable last-level cache architecture for multi-cores

How to improve the space utilization of dedup-based PCM storage devices?

A tiny-capacitor-backed non-volatile buffer to reduce storage writes in smartphones

Design methodologies for securing cyber-physical systems

LearnLoc: a framework for smart indoor localization with embedded mobile devices

Lightweight virtual memory support for many-core accelerators in heterogeneous embedded SoCs

Analysis and optimization of soft error tolerance strategies for real-time systems

Improved hard real-time scheduling of CSDF-modeled streaming applications

dsReliM: power-constrained reliability management in dark-silicon many-core chips under process variations

Hardware synthesis from a recursive functional language

Power-awareness and smart-resource management in embedded computing systems

seBoost: selective boosting for heterogeneous manycores

An online wear state monitoring methodology for off-the-shelf embedded processors

Big/little deep neural network for ultra low power inference

An approximate compressor for wearable biomedical healthcare monitoring systems

Computer security by hardware-intrinsic authentication

Energy efficient FFT implementation through stage skipping and merging

Fast parallel application and multiprocessor design space exploration from sequential code

Run-DMC: runtime dynamic heterogeneous multicore performance and power estimation for energy efficiency

Transparent and portable agent based task migration for data-flow applications on multi-tiled architectures

A parallelizable approach for mining likely invariants

Completeness bounds and sequentialization for model checking of interacting firmware and hardware

Fault injection acceleration by architectural importance sampling

The shift to multicores in real-time and safety-critical systems

An online wear state monitoring methodology for off-the-shelf embedded processors

Content Provider	ACM Digital Library
Author	Dick, Robert P. Chantem, Thidapat Arunachalam, Srinath Hu, Xiaobo Sharon
Abstract	The continued scaling of transistors has led to an exponential increase in on-chip power density, which has resulted in increasing temperature. In turn, the increase in temperature directly leads to the increase in the rate of wear of a processor. Negative-bias temperature instability (NBTI) is one of the most dominant integrated circuit (IC) failure mechanisms [13, 5] that strongly depends on temperature. NBTI manifests in the form of increased circuit delays which can lead to timing failures and processor crashes. The ability to monitor the wear progression of a processor due to NBTI is valuable when designing real-time embedded systems. While NBTI can be detected using wear state sensors, not all chips are equipped with these sensors because detecting wear due to NBTI requires modifications to the chip design and incurs area and power overhead. NBTI sensor data may also not be exposed to users in software. In addition, wear sensors cannot take into account variations in wear due to the differences in the wear sensor devices and the other functional devices and their operating conditions. In this paper, we propose a lightweight, online methodology to monitor the wear process due to NBTI for off-the-shelf embedded processors. Our proposed method requires neither data on the threshold voltage and critical paths nor additional hardware. Our methodology can also be extended to predict the wear progression due to some other dominant IC failure mechanisms. Experiments on embedded processors provide insights on NBTI wear progression over time. This knowledge can be used to design real-time embedded systems that explicitly consider runtime wear progression to increase predictability and maintain lifetime reliability requirements.
Starting Page	114
Ending Page	123
Page Count	10
File Format	PDF
ISBN	9781467383219
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2015-10-04
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An online wear state monitoring methodology for off-the-shelf embedded processors

Off-the-shelf Embedded Devices as Platforms for Security Research

Micro embedded monitoring for security in application specific instruction-set processors

Multi-task support for security-enabled embedded processors

An ASIP design methodology for embedded systems

Online Tool Wear Monitoring by the Analysis of Cutting Forces in Transient State for Dry Machining of Ti6Al4V Alloy

Design Methodology for Hardware Acceleration for (2003)

An embedded infrastructure of debug and trace interface for the DSP platform

An embedded operating system API for monitoring hardware events in multicore processors

An online wear state monitoring methodology for off-the-shelf embedded processors

Similar Documents

An online wear state monitoring methodology for off-the-shelf embedded processors

Off-the-shelf Embedded Devices as Platforms for Security Research

Micro embedded monitoring for security in application specific instruction-set processors

Multi-task support for security-enabled embedded processors

An ASIP design methodology for embedded systems

Online Tool Wear Monitoring by the Analysis of Cutting Forces in Transient State for Dry Machining of Ti6Al4V Alloy

Design Methodology for Hardware Acceleration for (2003)

An embedded infrastructure of debug and trace interface for the DSP platform

An embedded operating system API for monitoring hardware events in multicore processors

An online wear state monitoring methodology for off-the-shelf embedded processors