NDLI: GASP: a Genetic Algorithm for Standard cell Placement

Please wait, while we are loading the content...

Generation of embedded RAMs with built-in test using object-oriented programming

A database interface for phased tool integration

On the notion of the normal form register-level structures and its applications in design-space exploration

Synthesis of delay functions in DSP compilers

NETHDL: abstraction of schematics to high-level HDL

An algebraic model for design space with applications to function module generation

A neural net based self organising scheduling algorithm

Silicon compilation of switched: capacitor networks

Optimal via-shifting in channel compaction

An iterative algorithm for the binate covering problem

An event-driven transient simulation algorithm for MOS and bipolar circuits

CHEOPS: an integrated VLSI floor planning and chip assembly system implemented in object oriented LISP

Open-ended system for high-level synthesis of flexible signal processors

The EVE companion simulator

An efficient placement method for large standard-cell and sea-of-gates designs

On the fault coverage of delay fault detecting tests

A data-structuring technique for gridded VLSI layouts

Hierarchical layout verification for submicron designs

A new switch-level test pattern generation algorithm based on single path over a graph representation

Economics of point accelleration

MOLE: a sea-of-gates detailed router

Diagnosis oriented test pattern generation

SPI: an open interface integrating highly interactive electronic CAD tools

Formal verification of timing conditions

Efficent suboptimal state assignment for large sequential machines

Transmission gate delay models for circuit optimization

Solution of a module orientation and rotation problem

An architecture for synthesis of testable finite state machines

The effectiveness of different test sets for PLAs

Pre-placement of VLSI blocks through learning neural networks

ASTA: an integrated system for bist analysis & automatic test generation

On the architecture of a CAD framework: the NELSIS approach

Functional semantics of microprocessors at the microprogram level and correspondence with the machine instruction level

A branch-and-bound method for optimal transformation of data flow graphs for observing hardware constraints

Comparison of implementations of real arithmetic in ELLA and VHDL

Transistor placement and interconnect algorithms for leaf cell synthesis

Interconnect optimisation during data path allocation

An intelligent design system for analogue integrated circuits

Adaptive Cluster Growth (ACG): a new algorithm for circuit packing in rectilinear region

Technology mapping using boolean matching and don't care sets

PLATO: a new piecewise linear simulation tool

A VLSI floorplanner based on "balloon" expansion

System synthesis using behavioural descriptions

An incremental functional simulator implemented on a network of transputers

VLSI: placement based on routing and timing information

Some relationships between delay testing and stuck-open testing in CMOS circuits

An object-oriented persistent database interface for CAD

CIRCE: a program for parasitic parameter extraction

Fault modelling and fault equivalence in CMOS technology

Logic optimization on a concurrent processing computer

Channel routing with non-terminal doglegs

PROOFS: a super fast fault simulator for sequential circuits

A procedural interface to CAD data based on EDIF

SLOCOP-II: a versatile timing verification system for MOSVLSI

Multi-level synthesis on PALs

An accurate model for ambiguity delay simulation

A new algorithm for transistor sizing in CMOS circuits

CGE: automatic generation of controllers in the CATHEDRAL-II silicon compiler

Fully testable PLA design with minimal extra input

Fuzzy set based initial placement for IC layout

Tools and devices supporting the pseudo-exhaustive test

Design data management in a distributed hardware environment

Formal boolean manipulations for the verification of sequential machines

SCHALLOC: an algorithm for simultaneous scheduling & connectivity binding in a datapath synthesis system

MINT: a VHDL simulation system

A flexible hierarchical 3-D module assembler

Matching system and component behaviour in MIMOLA synthesis tools

A graphical system for hierarchical specifications and checkups of VLSI circuits

An efficient two-dimensional compaction algorithm for VLSI symbolic layout

Gate sizing in MOS digital circuits with linear programming

Event-driven behavioural simulation of analogue transfer functions

A system for floorplanning with hierarchical placement and wiring

Towards a global solution to high level synthesis problems

Derivation of signal flow for switch-level simulation

Optimal slicing of plane point placements

Robust tests for stuck-open faults and design for testability of reconvergent fan-out CMOS logic networks

Design management within a design environment

An improved layout verification algorithm (LAVA)

A strategy for testability enhancement at layout level

The use of computer-aided software engineering technology in systems and software design

On the k-layer planar subset and via minimization problems

High level test generation using data flow descriptions

Ghost/Spook: user interface and process management in the PACE framework

Automatic generation of timing specifications for CMOS transistor subnetworks

State assignment of controllers for optimal area implementation

Switch-level timing models in the MOS simulator BRASIL

Cell based performance optimization of combinational circuits

Fuzzy specification of finite state machines

PEST: a tool for implementing pseudo-exhaustive self test

GASP: a Genetic Algorithm for Standard cell Placement

Development of test programs with the aid of a testeroriented pattern language

The NMP-CADLAB framework: a common framework for tool integration and development

Correctness proofs of parameterized hardware modules in the CATHEDRAL-II synthesis environment

A new approach to pipeline optimisation

Structured analysis and VHDL in embedded ASIC design and verification

PARAGON: a new package for gate matrix layout synthesis

Redesign using state splitting

Automatic knowledge acquisition in a digital circuit design system

CACTUS: a symbolic CMOS two-dimensional compactor

A new synthesis technique for multilevel combinational circuits

A combined waveform relaxation: waveform relaxation newton algorithm for efficient parallel circuit simulation

ACCORDO: second generation floor planning

Multirate integration in a direct simulation method

A gate-matrix oriented partitioning approach for multilevel logical networks

Detection of multiple input bridging and stuck-on faults in CMOS logic circuits using current monitoring

A design representation for high level synthesis

Simulation based verification of register-transfer level behavioral synthesis tools

Accelerated test pattern generation by cone-oriented circuit partitioning

Rapid prototyping using high density interconnects

Path search on rectangular floorplan

Experience in functional-level test generation and fault coverage in a silicon compiler

Storage mechanism for VHDL intermediate form

Path runner: an accurate and fast timing analyser

A new method for the state reduction of incompletely specified finite sequential machines

Software architecture of universal hardware modeler

A dynamic programming approach to the power supply net sizing problem

Design for verification testability

A new clustering approach and its application to BBL placement

Design to test migration: a tester and a simulator

NAUTILE: a safe environment for silicon compilation

GASP: a Genetic Algorithm for Standard cell Placement

Content Provider	ACM Digital Library
Author	Shahookar, K. Mazumder, P.
Abstract	This paper describes the implementation of the Genetic Algorithm for Standard-cell Placement, GASP-1. As opposed to simulated annealing, which normally uses pairwise interchange for transforming the layout configuration, in a genetic algorithm, the crossover operator is used to combine two current configurations to generate a new configuration (similar to reproduction in living organisms). The traditional genetic crossover operator, as proposed by Holland, cannot be applied to the cell placement problem without modification, because it occasionally results in illegal placement. A great deal of effort has there fore been directed towards finding an efficient crossover operator for this problem domain. Three powerful crossover operators have been implemented, and their performance in reducing the interconnect length has been compared. The results of this comparison were conclusively in favor of Cycle crossover. Besides crossover, two other genetic operators --- mutation and inversion --- have been used to improve the efficiency of the search process. In order to benchmark the performance of GASP-1, the best possible compromise of the parameters was picked, and the algorithm was run to place five industrial circuits consisting of 100 to 800 cells. The results were very encouraging. The total number of configurations examined by GASP-1 was 19 to 50 times less than that for Timber Wolf 3.3 and the run time was marginally better. The percentage improvement in the wire length was better in three out of five circuits The overall conclusion from this research is that adaptive search based on the genetic algorithm yields results comparable to simulated annealing, both in the final result quality and computation time required.
Starting Page	660
Ending Page	664
Page Count	5
File Format	PDF
ISBN	0818620242
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1990-03-12
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in