NDLI: DYCE: A Resilient Shared Memory Paradigm for Heterogenous Distributed Systems without Memory Coherence

Please wait, while we are loading the content...

Runtime Aware Architectures

Stream Drive: A Dynamic Dataflow Framework For Clustered Embedded Architectures

RAGuard: A Hardware Based Mechanism for Backward-Edge Control-Flow Integrity

Boda: A Holistic Approach for Implementing Neural Network Computations

Data Analytics with NVLink: An SpMV Case Study

Recommending Resources to Cloud Applications based on Custom Templates Composition

Work Stealing in a Shared Virtual-Memory Heterogeneous Environment: A Case Study with Betweenness Centrality

Trading Fault Tolerance for Performance in AN Encoding

Optimizing memory affinity with a hybrid compiler/OS approach

Analytical Performance Modeling and Validation of Intel's Xeon Phi Architecture

BONSEYES: Platform for Open Development of Systems of Artificial Intelligence: Invited paper

Center for High-Performance Reconfigurable Computing (CHREC): A Ten-Year Odyssey

Towards Big Data Visualization for Monitoring and Diagnostics of High Volume Semiconductor Manufacturing

Improving Error Resilience Analysis Methodology of Iterative Workloads for Approximate Computing

Private inter-network routing for Wireless Sensor Networks and the Internet of Things

The Future of Deep Learning: Challenges & Solutions

Quality Optimization of Resilient Applications under Temperature Constraints

SGXKernel: A Library Operating System Optimized for Intel SGX

Finding Maximum Cliques on a Quantum Annealer

An Enhanced Image Reconstruction Tool for Computed Tomography on GPUs

Advanced Manufacturing Collaboration in a Cloud-based App Marketplace

Designing Scalable Distributed Memory Models: A Case Study

ExanaDBT: A Dynamic Compilation System for Transparent Polyhedral Optimizations at Runtime

BC-AMAT: Considering Blocked Time in Memory System Measurement

Using Personality Metrics to Improve Cache Interference Management in Multicore Processors

Designing Swarms of Cyber-Physical Systems: the H2020 CPSwarm Project: Invited Paper

Designing and Programming the Configurable Cloud

Big Data Analytics on Large-Scale Scientific Datasets in the INDIGO-DataCloud Project

Instruction level energy model for the Adapteva Epiphany multi-core processor

Using Tweaks To Design Fault Resistant Ciphers (Full Version)

DYCE: A Resilient Shared Memory Paradigm for Heterogenous Distributed Systems without Memory Coherence

Data mining the memory access stream to detect anomalous application behavior

An Ensemble Model for Diabetes Diagnosis in Large-scale and Imbalanced Dataset

GPU-UniCache: Automatic Code Generation of Spatial Blocking for Stencils on GPUs

Understanding the I/O Behavior of Desktop Applications in Virtualization

Task-parallel Runtime System Optimization Using Static Compiler Analysis

Optimal On-Line Computation of Stack Distances for MIN and OPT

Selective off-loading to Memory: Task Partitioning and Mapping for PIM-enabled Heterogeneous Systems

HELICoiD: interdisciplinary and collaborative project for real-time brain cancer detection: Invited Paper

ARM HPC Ecosystem and the Reemergence of Vectors: Invited Paper

Sorting big data on heterogeneous near-data processing systems

On Learning the Energy Model of an MPSoC for Convex Optimization

Design of S-boxes Defined with Cellular Automata Rules

Self-Sustainability in Nano Unmanned Aerial Vehicles: A Blimp Case Study

High Performance Coordinate Descent Matrix Factorization for Recommender Systems

Exploring the Performance Limits of Out-of-order Commit

Large-Scale Plant Classification with Deep Neural Networks

Social Engineering 2.0: A Foundational Work: Invited Paper

Extending the comfort zone: DAVIDE

Finding the Critical Sampling of Big Datasets

DCT Learning-Based Hardware Design for Neural Signal Acquisition Systems

DPA on hardware implementations of Ascon and Keyak

Vectorization of Hybrid Breadth First Search on the Intel Xeon Phi

Software-defined networks in large-scale radio telescopes

AXIOM project: from applied research towards embedded systems

An Empirical Comparison of Stream Clustering Algorithms

Do we need a holistic approach for the design of secure IoT systems?

Evolution of Friendship: a case study of MobiClique

Addressing Hadoop's Small File Problem With an Appendable Archive File Format

A Large-Scale Malleable Tsunami Simulation Realized on an Elastic MPI Infrastructure

Peak load optimization through 2-dimensional packing and multi-processor real-time scheduling

Cloud Workload Prediction by Means of Simulations

Hardware Support for Secure Stream Processing in Cloud Environments

Let's Go: a Data-Driven Multi-Threading Support

Brain-Inspired Memory Architecture for Sparse Nonlocal and Unstructured Workloads

CAROL-FI: an Efficient Fault-Injection Tool for Vulnerability Evaluation of Modern HPC Parallel Accelerators

DYCE: A Resilient Shared Memory Paradigm for Heterogenous Distributed Systems without Memory Coherence

Content Provider	ACM Digital Library
Author	Finkler, Ulrich Franke, Hubertus Kung, David S.
Abstract	Parallel programming paradigms are commonly characterized by the core metrics of scalability, memory use, ease of use, hardware requirements and resiliency. Increasingly the support of heterogeneous environments, for example a mix of CPUs and accelerators, are of interest. Analysis of the semantics of different classes of parallel programming paradigms and their cost leads to DYCE (Distributed Yet Common Environment), a shared memory, rich but hardware friendly, race and deadlock free parallel programming paradigm that allows for resiliency without the need for explicit check-pointing code. Pointer based structures that span the memory of multiple heterogeneous compute devices are possible. Importantly, data exchange is independent of the specific data structures and does not require serialization and deserialization code, even for data structures such as a dynamic linked radix tree of strings. The analysis shows that DYCE does not require coherence from the system and thus can be executed with near minimal overhead and hardware requirements, including the page table cost for large unified address spaces that span many devices. We demonstrate efficacy with a prototype.
Starting Page	17
Ending Page	26
Page Count	10
File Format	PDF
ISBN	9781450344876
DOI	10.1145/3075564.3075579
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2017-05-15
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Coherence Parallel Resiliency Distributed shared memory
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in