NDLI: Exploiting dual data-memory banks in digital signal processors

Please wait, while we are loading the content...

The case for a single-chip multiprocessor

An evaluation of memory consistency models for shared-memory systems with ILP processors

Synchronization and communication in the T3E multiprocessor

Evaluation of architectural support for global address-based communication in large-scale parallel machines

Whole-program optimization for time and space efficient threads

Thread scheduling for cache locality

The Rio file cache: surviving operating system crashes

Petal: distributed virtual disks

A quantitative analysis of loop nest locality

The intrinsic bandwidth requirements of ordinary programs

Multiple-block ahead branch predictors

Analysis of branch prediction via data compression

Value locality and load value prediction

The structure and performance of interpreters

Adapting to network and client variability via on-demand dynamic distillation

Shasta: a low overhead, software-only approach for supporting fine-grain shared memory

An integrated compile-time/run-time software distributed shared memory system

Hiding communication latency and coherence overhead in software DSMs

SoftFLASH: analyzing the performance of clustered distributed virtual shared memory

Compiler-based prefetching for recursive data structures

Exploiting dual data-memory banks in digital signal processors

Compiler-directed page coloring for multiprocessors

Reducing network latency using subpages in a global memory environment

Improving cache performance with balanced tag and data paths

Operating system support for improving data locality on CC-NUMA compute servers

Exploiting dual data-memory banks in digital signal processors

Content Provider	ACM Digital Library
Author	Saghir, Mazen A. R. Lee, Corinna G. Chow, Paul
Abstract	Over the past decade, digital signal processors (DSPs) have emerged as the processors of choice for implementing embedded applications in high-volume consumer products. Through their use of specialized hardware features and small chip areas, DSPs provide the high performance necessary for embedded applications at the low costs demanded by the high-volume consumer market. One feature commonly found in DSPs is the use of dual data-memory banks to double the memory system's bandwidth. When coupled with high-order data interleaving, dual memory banks provide the same bandwidth as more costly memory organizations such as a dual-ported memory. However, making effective use of dual memory banks remains difficult, especially for high-level language (HLL) DSP compilers.In this paper, we describe two algorithms --- compaction-based (CB) data partitioning and partial data duplication --- that we developed as part of our research into the effective exploitation of dual data-memory banks in HLL DSP compilers. We show that CB partitioning is an effective technique for exploiting dual data-memory banks, and that partial data duplication can augment CB partitioning in improving execution performance. Our results show that CB partitioning improves the performance of our kernel benchmarks by 13%-40% and the performance of our application benchmarks by 3%-15%. For one of the application benchmarks, partial data duplication boosts performance from 3% to 34%.
Starting Page	234
Ending Page	243
Page Count	10
File Format	PDF
ISBN	0897917677
DOI	10.1145/237090.237193
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1996-10-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting dual data-memory banks in digital signal processors (SIGP, Vol. 31, Issue. 9)

Exploiting dual data-memory banks in digital signal processors (OPSR, Vol. 30, Issue. 5)

Abstract exploiting dual data-memory banks in digital signal processors.

Adaptive Source-Level Data Assignment to Dual Memory Banks

Dual Run-time Environments for Dual Data Memory Bank Architecture

Integrated approach to optimized code generation for heterogeneous-register architectures with multiple data-memory banks

Transparent data-memory organizations for digital signal processors

Exploiting high-performance DSP hardware for real-time CELP implementation

Exploiting typical DSP data access patterns and asynchrony for a low power multiported register bank

Exploiting dual data-memory banks in digital signal processors

Similar Documents

Exploiting dual data-memory banks in digital signal processors (SIGP, Vol. 31, Issue. 9)

Exploiting dual data-memory banks in digital signal processors (OPSR, Vol. 30, Issue. 5)

Abstract exploiting dual data-memory banks in digital signal processors.

Adaptive Source-Level Data Assignment to Dual Memory Banks

Dual Run-time Environments for Dual Data Memory Bank Architecture

Integrated approach to optimized code generation for heterogeneous-register architectures with multiple data-memory banks

Transparent data-memory organizations for digital signal processors

Exploiting high-performance DSP hardware for real-time CELP implementation

Exploiting typical DSP data access patterns and asynchrony for a low power multiported register bank

Exploiting dual data-memory banks in digital signal processors