NDLI: A quantitative analysis of loop nest locality

Please wait, while we are loading the content...

The case for a single-chip multiprocessor

An evaluation of memory consistency models for shared-memory systems with ILP processors

Synchronization and communication in the T3E multiprocessor

Evaluation of architectural support for global address-based communication in large-scale parallel machines

Whole-program optimization for time and space efficient threads

Thread scheduling for cache locality

The Rio file cache: surviving operating system crashes

Petal: distributed virtual disks

A quantitative analysis of loop nest locality

The intrinsic bandwidth requirements of ordinary programs

Multiple-block ahead branch predictors

Analysis of branch prediction via data compression

Value locality and load value prediction

The structure and performance of interpreters

Adapting to network and client variability via on-demand dynamic distillation

Shasta: a low overhead, software-only approach for supporting fine-grain shared memory

An integrated compile-time/run-time software distributed shared memory system

Hiding communication latency and coherence overhead in software DSMs

SoftFLASH: analyzing the performance of clustered distributed virtual shared memory

Compiler-based prefetching for recursive data structures

Exploiting dual data-memory banks in digital signal processors

Compiler-directed page coloring for multiprocessors

Reducing network latency using subpages in a global memory environment

Improving cache performance with balanced tag and data paths

Operating system support for improving data locality on CC-NUMA compute servers

A quantitative analysis of loop nest locality

Content Provider	ACM Digital Library
Author	McKinley, Kathryn S. Temam, Olivier
Abstract	This paper analyzes and quantifies the locality characteristics of numerical loop nests in order to suggest future directions for architecture and software cache optimizations. Since most programs spend the majority of their time in nests, the vast majority of cache optimization techniques target loop nests. In contrast, the locality characteristics that drive these optimizations are usually collected across the entire application rather than the nest level. Indeed, researchers have studied numerical codes for so long that a number of commonly held assertions have emerged on their locality characteristics. In light of these assertions, we use the Perfect Benchmarks to take a new look at measuring locality on numerical codes based on references, loop nests, and program locality properties. Our results show that several popular assertions are at best overstatements. For example, we find that temporal and spatial reuse have balanced roles within a loop nest and most reuse across nests and the entire program is temporal. These results are consistent with high hit rates, but go against the commonly held assumption that spatial reuse dominates. Another result contrary to popular assumption is that misses within a nest are overwhelmingly conflict misses rather than capacity misses. Capacity misses are a significant source of misses for the entire program, but mostly correspond to potential reuse between different loop nests. Our locality measurements reveal important differences between loop nests and programs; refute some popular assertions; and provide new insights for the compiler writer and the architect.
Starting Page	94
Ending Page	104
Page Count	11
File Format	PDF
ISBN	0897917677
DOI	10.1145/237090.237161
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1996-10-01
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in