NDLI: Wattch: a framework for architectural-level power analysis and optimizations

Please wait, while we are loading the content...

A scalable approach to thread-level speculation

Architectural support for scalable speculative parallelization in shared-memory multiprocessors

Transient fault detection via simultaneous multithreading

Trace preconstruction

Completion time multiple branch prediction for enhancing trace cache performance

A hardware mechanism for dynamic extraction and relayout of program hot spots

HLS: combining statistical and symbolic simulation to guide microprocessor designs

Wattch: a framework for architectural-level power analysis and optimizations

Energy-driven integrated hardware-software optimizations using SimplePower

A fully associative software-managed cache design

Recency-based TLB preloading

Memory access scheduling

Selective, accurate, and timely self-invalidation using last-touch prediction

An embedded DRAM architecture for large-scale spatial-lattice computations

Smart Memories: a modular reconfigurable architecture

Understanding the backward slices of performance degrading instructions

On the value locality of store instructions

Performance analysis of the Alpha 21264-based Compaq ES40 system

Lx: a technology platform for customizable VLIW embedded processing

Reconfigurable caches and their application to media processing

CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit

Circuits for wide-window superscalar processors

Clock rate versus IPC: the end of the road for conventional microarchitectures

Vector instruction set support for conditional operations

Instruction path coprocessors

Piranha: a scalable architecture based on single-chip multiprocessing

Allowing for ILP in an embedded Java processor

Early load address resolution via register tracking

Multiple-banked register file architectures

Wattch: a framework for architectural-level power analysis and optimizations

Content Provider	ACM Digital Library
Author	Martonosi, Margaret Brooks, David Tiwari, Vivek
Abstract	Power dissipation and thermal issues are increasingly significant in modern processors. As a result, it is crucial that power/performance tradeoffs be made more visible to chip architects and even compiler writers, in addition to circuit designers. Most existing power analysis tools achieve high accuracy by calculating power estimates for designs only after layout or floorplanning are complete. In addition to being available only late in the design process, such tools are often quite slow, which compounds the difficulty of running them for a large space of design possibilities.This paper presents Wattch, a framework for analyzing and optimizing microprocessor power dissipation at the architecture-level. Wattch is 1000X or more faster than existing layout-level power tools, and yet maintains accuracy within 10% of their estimates as verified using industry tools on leading-edge designs. This paper presents several validations of Wattch's accuracy. In addition, we present three examples that demonstrate how architects or compiler writers might use Wattch to evaluate power consumption in their design process.We see Wattch as a complement to existing lower-level tools; it allows architects to explore and cull the design space early on, using faster, higher-level tools. It also opens up the field of power-efficient computing to a wider range of researchers by providing a power evaluation methodology within the portable and familiar SimpleScalar framework.
Starting Page	83
Ending Page	94
Page Count	12
File Format	PDF
ISBN	1581132328
DOI	10.1145/339647.339657
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2000-06-10
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Wattch: a framework for architectural-level power analysis and optimizations

Wattch: A Framework for Architectural-Level Power Analysis and Optimizations (2000)

Wattch: A framework for architectural-level power analysis and optimizations (2000)

Wattch: A Framework for Architectural-Level Power Analysis and Optimizations (2000)

Wattch:a framework for architectural-level power analysis and optimizations

1. The design and use of simplepower: a cycle-accurate energy estimation tool. 2. Wattch: a framework for architectural-level power analysis and optimizations. 3. Hotspot: a compact thermal modeling methodology for early-stage vlsi design. 2 simplepower:.

Architectural optimizations for low-power, real-time speech recognition

Sim-soda: a unified framework for architectural level software reliability analysis.

Wattch-alpha : A Power Analysis Simulator for Alpha Architecture CSE 548 Computer Architecture Project

Wattch: a framework for architectural-level power analysis and optimizations

Similar Documents

Wattch: a framework for architectural-level power analysis and optimizations

Wattch: A Framework for Architectural-Level Power Analysis and Optimizations (2000)

Wattch: A framework for architectural-level power analysis and optimizations (2000)

Wattch: A Framework for Architectural-Level Power Analysis and Optimizations (2000)

Wattch:a framework for architectural-level power analysis and optimizations

1. The design and use of simplepower: a cycle-accurate energy estimation tool. 2. Wattch: a framework for architectural-level power analysis and optimizations. 3. Hotspot: a compact thermal modeling methodology for early-stage vlsi design. 2 simplepower:.

Architectural optimizations for low-power, real-time speech recognition

Sim-soda: a unified framework for architectural level software reliability analysis.

Wattch-alpha : A Power Analysis Simulator for Alpha Architecture CSE 548 Computer Architecture Project

Wattch: a framework for architectural-level power analysis and optimizations