NDLI: Comparative analysis of periodic state saving techniques in time warp simulators

Please wait, while we are loading the content...

Parallel and distributed simulation of free choice Petri Nets

An algorithm for speculative parallel execution of rendezvous-synchronized simulation

Performance predictions for parallel diagonal-implicitly iterated Runge-Kutta methods

Memory management techniques for Time Warp on a distributed memory machine

The treatment of state in optimistic systems

Comparative analysis of periodic state saving techniques in time warp simulators

On extending parallelism to serial simulators

SGTNE: semi-global time of the next event algorithm

An improved cost function for static partitioning of parallel circuit simulations using a conservative synchronization protocol

A case study in simulating PCS networks using Time Warp

The ultimate bead counter: efficient massively parallel simulation of ballistic deposition

Parallel Discrete-Event Simulation (PDES): a case study in design, development, and performance using SPEEDES

Clustered time warp and logic simulation

Probabilistic adaptive direct optimism control in Time Warp

Super-criticality revisited

Global Virtual Time and distributed synchronization

Buffer management in shared-memory Time Warp systems

Predicting the future: resource requirements and predictive optimism

Empirical study of parallel trace-driven LRU cache simulators

Parallel gate-level circuit simulation on shared memory architectures

Dynamic load balancing of a multi-cluster simulator on a network of workstations

Partitioning for synchronous parallel simulation

Effectiveness of global event queues in rollback reduction and load balancing

XTracker, a graphical tool for parallel simulations

Distributed simulation with locality

Prediction of memory consumption in conservative parallel simulation

A fast asynchronous GVT algorithm for shared memory multiprocessor architectures

Comparative analysis of periodic state saving techniques in time warp simulators

Content Provider	ACM Digital Library
Author	Wilsey, Philip A. Fleischmann, Josef
Abstract	Checkpointing in a time warp synchronized parallel simulator is a necessary and potentially expensive operation. In the simple case, a time warp simulator checkpoints every &khgr; events, for some fixed value &khgr;. For larger values of &khgr;, the simulator requires less overhead for saving the state, but incurs an increased latency during rollback. Thus, the problem is to balance the time to save states against the time to coast forward upon rollback. Unfortunately, a static determination of a optimal value for &khgr; is very difficult and can vary widely, even between closely related instances of a time warp simulator. Furthermore, the optimal checkpoint interval may actually vary over the lifetime of the simulation.To address these problems, several investigators have proposed dynamically adjusting the checkpoint interval &khgr; as the simulation progresses. This paper analyzes three previous techniques for dynamically sizing checkpoint intervals and presents a new, heuristic algorithm for this purpose. All four techniques are implemented in a common application domain (digital system simulation from VHDL descriptions) and a direct comparison between the algorithms is performed. The results show a significant difference in the performance of the implemented algorithms. However, in virtually all cases, the dynamic algorithms performed near or better than the best static value. Furthermore, the best algorithms performed as much as 12% better than the best static value.
Starting Page	50
Ending Page	58
Page Count	9
File Format	PDF
ISBN	0818671203
DOI	10.1145/214282.214298
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1995-07-01
Access Restriction	Subscribed
Subject Keyword	Checkpointing Hardware description languages Heuristic algorithm Periodic state saving techniques Time warp simulation Vhdl descriptions Discrete event simulation Rollback Time warp simulators Latency
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in