NDLI: Memory management techniques for Time Warp on a distributed memory machine

Please wait, while we are loading the content...

Parallel and distributed simulation of free choice Petri Nets

An algorithm for speculative parallel execution of rendezvous-synchronized simulation

Performance predictions for parallel diagonal-implicitly iterated Runge-Kutta methods

Memory management techniques for Time Warp on a distributed memory machine

The treatment of state in optimistic systems

Comparative analysis of periodic state saving techniques in time warp simulators

On extending parallelism to serial simulators

SGTNE: semi-global time of the next event algorithm

An improved cost function for static partitioning of parallel circuit simulations using a conservative synchronization protocol

A case study in simulating PCS networks using Time Warp

The ultimate bead counter: efficient massively parallel simulation of ballistic deposition

Parallel Discrete-Event Simulation (PDES): a case study in design, development, and performance using SPEEDES

Clustered time warp and logic simulation

Probabilistic adaptive direct optimism control in Time Warp

Super-criticality revisited

Global Virtual Time and distributed synchronization

Buffer management in shared-memory Time Warp systems

Predicting the future: resource requirements and predictive optimism

Empirical study of parallel trace-driven LRU cache simulators

Parallel gate-level circuit simulation on shared memory architectures

Dynamic load balancing of a multi-cluster simulator on a network of workstations

Partitioning for synchronous parallel simulation

Effectiveness of global event queues in rollback reduction and load balancing

XTracker, a graphical tool for parallel simulations

Distributed simulation with locality

Prediction of memory consumption in conservative parallel simulation

A fast asynchronous GVT algorithm for shared memory multiprocessor architectures

Memory management techniques for Time Warp on a distributed memory machine

Content Provider	ACM Digital Library
Author	Preiss, Bruno R. Loucks, Wayne M.
Abstract	This paper examines memory management issues associated with Time Warp synchronized parallel simulation on distributed memory machines. The paper begins with a summary of the techniques which have been previously proposed for memory management on various parallel processor memory structures. It then concentrates the discussion on parallel simulation executing on a distributed memory computer—a system comprised of separate computers, interconnected by a communications network. An important characteristic of the software developed for such systems is the fact that the dynamic memory is allocated from a pool of memory that is shared by all of the processes at a given processor.This paper presents a new memory management protocol, pruneback, which recovers space by discarding previous states. This is different from all previous schemes such as artificial rollback and cancelback which recover memory space by causing one or more logical processes to roll back to an earlier simulation time.The paper includes an empirical study of a parallel simulation of a closed stochastic queueing network showing the relationship between simulation execution time and amount of memory available. The results indicate that using pruneback is significantly more effective than artificial rollback (adapted for a distributed memory computer) for this problem. In the study, varying the memory limits over a 2:1 range resulted in a 1:2 change in artificial rollback execution time and almost no change in pruneback execution time.
Starting Page	30
Ending Page	39
Page Count	10
File Format	PDF
ISBN	0818671203
DOI	10.1145/214282.214295
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1995-07-01
Access Restriction	Subscribed
Subject Keyword	Memory protocols Time warp synchronized parallel simulation Pruneback Storage management Memory management techniques Time warp simulation Closed stochastic queueing network Distributed memory systems Communications network Memory management protocol Queueing theory Distributed memory machine
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in