NDLI: Heterogeneous computing: what does it mean for compiler research?

Please wait, while we are loading the content...

21st century computer architecture

PREDATOR: predictive false sharing detection

X10 and APGAS at Petascale

CUDA-NP: realizing nested thread-level parallelism in GPGPU applications

Eliminating global interpreter locks in ruby through hardware transactional memory

Beyond parallel programming with domain specific languages

Designing and auto-tuning parallel 3-D FFT for computation-communication overlap

Revisiting loop fusion in the polyhedral framework

Towards fair and efficient SMP virtual machine scheduling

Heterogeneous computing: what does it mean for compiler research?

Fast concurrent lock-free binary search trees

Lock contention aware thread migrations

Concurrency testing using schedule bounding: an empirical study

Resilient X10: efficient failure-aware programming

yaSpMV: yet another SpMV framework on GPUs

Leveraging hardware message passing for efficient thread synchronization

A decomposition for in-place matrix transposition

Triolet: a programming system that unifies algorithmic skeleton interfaces for high-performance cluster computing

Efficient deterministic multithreading without global barriers

A general technique for non-blocking trees

Infrastructure-free logging and replay of concurrent execution on multiple cores

Trace driven dynamic deadlock detection and reproduction

Portable, MPI-interoperable coarray fortran

Singe: leveraging warp specialization for high performance on GPUs

Well-structured futures and cache locality

In-place transposition of rectangular matrices on accelerators

A tool to analyze the performance of multithreaded programs on NUMA architectures

Race directed scheduling of concurrent programs

Practical concurrent binary search trees via logical ordering

Parallelization hints via code skeletonization

Efficient search for inputs causing high floating-point errors

Time-warp: lightweight abort minimization in transactional memory

Parallelizing dynamic programming through rank convergence

A practical wait-free simulation for lock-free data structures

Concurrency bug localization using shared memory access pairs

Task mapping stencil computations for non-contiguous allocations

Data structures for task-based priority scheduling

Detecting silent data corruption through data dynamic monitoring for scientific applications

Fine-grain parallel megabase sequence comparison with multiple heterogeneous GPUs

Automatic semantic locking

Optimistic transactional boosting

Provably good scheduling for parallel programs that use data structures through implicit batching

Theoretical analysis of classic algorithms on highly-threaded many-core GPUs

SCCMulti: an improved parallel strongly connected components algorithm

Initial study of multi-endpoint runtime for MPI+OpenMP hybrid programming model on multi-core systems

Extracting logical structure and identifying stragglers in parallel execution traces

Heterogeneous computing: what does it mean for compiler research?

Content Provider	ACM Digital Library
Author	Rubin, Norm
Abstract	The current trend in computer architecture is to increase the number of cores, to create specialized types of cores within a single machine, and to network such machines together in very fluid web/cloud computing arrangements. Compilers have traditionally focused on optimizations to code that improve performance, but is that the right target to speed up real applications? Consider loading a web page (like starting GMAIL) the page is transferred to the client, any JavaScript is compiled, the JavaScript executes, and the page gets displayed. The classic compiler model (which was first developed in the late 50's) was a great fit for single core machines but has fallen behind architecture, and language. For example how do you compile a single program for a machine that has both a CPU and a graphics coprocessor (a GPU) with a very different programming and memory model? Together with the changes in architecture there have been changes in programming languages. Dynamic languages are used more, static languages are used less. How does this effect compiler research? In this talk, I'll review a number of traditional compiler research challenges that have (or will) become burning issues and will describe some new problems areas that were not considered in the past. For example language specifica-tions are large complex technical documents that are difficult for non-experts to follow. Application programmers are often not willing to read these documents; can a compiler bridge the gap?.
Starting Page	315
Ending Page	316
Page Count	2
File Format	PDF
ISBN	9781450326568
DOI	10.1145/2555243.2558891
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-02-06
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Processor architectures Software architectures Compilers
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Heterogeneous computing:what does it mean for compiler research?

Formally Verifying a Compiler: What Does It Mean, Exactlyl (Invited Talk)

Parallel Language and Compiler Research in Japan

Compiler Technology: Tools, Translators and Language Implementation

Language and Compiler Design for Streaming Applications

Software architecture - what does it mean in industry? (invited industrial talk)

Modern Compiler Design, 2nd Edition 2012

H.264/AVC inter prediction for heterogeneous computing systems

Using heterogeneous computing for scattering prediction in scenarios with several source configurations

Heterogeneous computing: what does it mean for compiler research?

Similar Documents

Heterogeneous computing:what does it mean for compiler research?

Formally Verifying a Compiler: What Does It Mean, Exactlyl (Invited Talk)

Parallel Language and Compiler Research in Japan

Compiler Technology: Tools, Translators and Language Implementation

Language and Compiler Design for Streaming Applications

Software architecture - what does it mean in industry? (invited industrial talk)

Modern Compiler Design, 2nd Edition 2012

H.264/AVC inter prediction for heterogeneous computing systems

Using heterogeneous computing for scattering prediction in scenarios with several source configurations

Heterogeneous computing: what does it mean for compiler research?