NDLI: Capturing crosstalk-induced waveform for accurate static timing analysis

Please wait, while we are loading the content...

Keynote Speaker

Important placement considerations for modern VLSI chips

3D thermal-ADI: an efficient chip-level transient thermal simulator

There is life left in ASICs

Timing driven force directed placement with physical net constraints

Optimality, scalability and stability study of partitioning and placement algorithms

A complete design for power methodology and flow for large ASICs

Layout impact of resolution enhancement techniques: impediment or opportunity?

Constrained "Modern" Floorplanning

Efficient Steiner tree construction based on spanning graphs

An architectural exploration of via patterned gate arrays

Convergence of placement technology in physical synthesis: is placement really a point tool?

Capturing crosstalk-induced waveform for accurate static timing analysis

The scaling challenge: can correct-by-construction design help?

Fine granularity clustering for large scale placement problems

Benchmarking for large-scale placement and beyond

Advanced routing in changing technology landscape

An integrated floorplanning with an efficient buffer planning algorithm

Porosity aware buffered steiner tree construction

Architecture and synthesis for multi-cycle communication

Closed form expressions for extending step delay and slew metrics to ramp inputs

Partition-driven standard cell thermal placement

Research directions for coevolution of rules and routers

Floorplanning of pipelined array modules using sequence pairs

Optimal minimum-delay/area zero-skew clock tree wire-sizing in pseudo-polynomial time

Synthesis and placement flow for gain-based programmable regular fabrics

Explicit gate delay model for timing evaluation

Local unidirectional bias for smooth cutsize-delay tradeoff in performance-driven bipartitioning

Process variation aware clock tree routing

Fishbone: a block-level placement and routing scheme

Signal integrity management in an SoC physical design flow

Capturing crosstalk-induced waveform for accurate static timing analysis

Content Provider	ACM Digital Library
Author	Yamada, Yuji Hashimoto, Masanori Onodera, Hidetoshi
Abstract	We propose a method to capture crosstalk-induced noisy waveform for crosstalk-aware static timing analysis. The effects of capacitive coupling noise on timing are conventionally measured as delay variation. On the other hand, the propose method derives an equivalent waveform to a crosstalk-induced noisy waveform. The crosstalk effects on timing are all included in the equivalent waveform. With the derived equivalent waveform, we can perform static timing analysis with consideration of dynamic delay variation due to crosstalk noise. The equivalent waveform is derived by our improved least square fitting with weighting coefficient. Our method can naturally consider the slew variation due to crosstalk noise as well as the delay variation. We experimentally verify that our method can estimate the delay variation at the output of the receiver gate accurately. The strength is that the proposed method requires no additional library characterization and is easy to be integrated into usual static timing analysis methods.
Starting Page	18
Ending Page	23
Page Count	6
File Format	PDF
ISBN	1581136501
DOI	10.1145/640000.640008
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-04-06
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Crosstalk noise Slope propagation Capacitive coupling noise Static timing analysis Delay calculation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in