NDLI: Convergence of placement technology in physical synthesis: is placement really a point tool?

Please wait, while we are loading the content...

Keynote Speaker

Important placement considerations for modern VLSI chips

3D thermal-ADI: an efficient chip-level transient thermal simulator

There is life left in ASICs

Timing driven force directed placement with physical net constraints

Optimality, scalability and stability study of partitioning and placement algorithms

A complete design for power methodology and flow for large ASICs

Layout impact of resolution enhancement techniques: impediment or opportunity?

Constrained "Modern" Floorplanning

Efficient Steiner tree construction based on spanning graphs

An architectural exploration of via patterned gate arrays

Convergence of placement technology in physical synthesis: is placement really a point tool?

Capturing crosstalk-induced waveform for accurate static timing analysis

The scaling challenge: can correct-by-construction design help?

Fine granularity clustering for large scale placement problems

Benchmarking for large-scale placement and beyond

Advanced routing in changing technology landscape

An integrated floorplanning with an efficient buffer planning algorithm

Porosity aware buffered steiner tree construction

Architecture and synthesis for multi-cycle communication

Closed form expressions for extending step delay and slew metrics to ramp inputs

Partition-driven standard cell thermal placement

Research directions for coevolution of rules and routers

Floorplanning of pipelined array modules using sequence pairs

Optimal minimum-delay/area zero-skew clock tree wire-sizing in pseudo-polynomial time

Synthesis and placement flow for gain-based programmable regular fabrics

Explicit gate delay model for timing evaluation

Local unidirectional bias for smooth cutsize-delay tradeoff in performance-driven bipartitioning

Process variation aware clock tree routing

Fishbone: a block-level placement and routing scheme

Signal integrity management in an SoC physical design flow

Convergence of placement technology in physical synthesis: is placement really a point tool?

Content Provider	ACM Digital Library
Author	Varadarajan, Ravi
Abstract	In this talk, I will analyze the role of placement technology in Physical synthesis. Placement has long been recognized as an important and critical step in the physical synthesis flow. The Placement problem has been researched for the past thirty years and major advancements have been made on this topic. However, most work has focused on placement technology as a point tool.I would like to start off by motivating the need for convergence of placement techniques in two related aspects of the Physical design flow. First, in the RTL or gate level prototyping/floorplanning stage, there is a need for the unification of macro placement and standard cell placement techniques. This requires a placement engine that can operate on a flexible data model. A data model that can simultaneously represent and manipulate objects such as "hard" or "soft" macros, "flexible" clusters or "blobs" of gates or individual standard cells.Second, in the traditional block implementation or "flat physical synthesis" phase, there is a need for convergence of placement, timing analysis and logic optimization. Legacy physical synthesis flows start with a gate level netlist and perform initial timing driven placement. This is followed by in-place optimization of the design where the placed design is optimized by considering transforms such as buffering and gate sizing. In the proposed flow, placement and logic optimization are truly interleaved, which in almost all cases produces a better timing convergence result than the conventional flow. Moreover, there is a strong relation between the above two scenarios in developing a robust Chip level Physical Synthesis syste.In conclusion, even though there can be further research done on new placement algorithms, it makes more sense on using the existing research and concentrating on producing better and robust physical synthesis flows, flows that can perform both as prototyping/floorplanning environments in the front end and implementation environments in the back end.
Starting Page	7
Ending Page	7
Page Count	1
File Format	PDF
ISBN	1581136501
DOI	10.1145/640000.640005
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2003-04-06
Publisher Place	New York
Access Restriction	Subscribed
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Layout driven logic restructuring/decomposition

Abstract practical experiences with standard-cell based datapath design tools do we really need regular layouts?.

Practical Experiences with Standard-Cell Based Datapath Design Tools - Do We Really Need Regular Layouts? DAC'98 (1998)

Placement and Placement DrivenTechnology Mapping for FPGA Synthesis (1993)

A wireless local area network modeling tool for scalable indoor access point placement optimization

On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis (2003)

On whitespace and stability in mixed-size placement and physical synthesis (2003).

A transistor-level placement tool for asynchronous circuits.

Dragon2005: large-scale mixed-size placement tool

Convergence of placement technology in physical synthesis: is placement really a point tool?

Similar Documents

Layout driven logic restructuring/decomposition

Abstract practical experiences with standard-cell based datapath design tools do we really need regular layouts?.

Practical Experiences with Standard-Cell Based Datapath Design Tools - Do We Really Need Regular Layouts? DAC'98 (1998)

Placement and Placement DrivenTechnology Mapping for FPGA Synthesis (1993)

A wireless local area network modeling tool for scalable indoor access point placement optimization

On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis (2003)

On whitespace and stability in mixed-size placement and physical synthesis (2003).

A transistor-level placement tool for asynchronous circuits.

Dragon2005: large-scale mixed-size placement tool

Convergence of placement technology in physical synthesis: is placement really a point tool?