NDLI: Hardware cyber security

Please wait, while we are loading the content...

Hardware cyber security

Cell density-driven detailed placement with displacement constraint

Timing-driven, over-the-block rectilinear steiner tree construction with pre-buffering and slew constraints

Placement-driven partitioning for congestion mitigation in monolithic 3D IC designs

Physical design and FinFETs

Clock tree resynthesis for multi-corner multi-mode timing closure

Self-aligned double patterning aware pin access and standard cell layout co-optimization

Making a difference in EDA: a thank you to Bryan Preas for his contributions to the profession

Reliability-driven chip-level design for high-frequency digital microfluidic biochips

TAU 2014 contest on removing common path pessimism during timing analysis

MIP-based detailed placer for mixed-size circuits

A fast algorithm for rectilinear steiner trees with length restrictions on obstacles

Coupling-aware force driven placement of TSVs and shields in 3D-IC layouts

Power optimization for clock network with clock gate cloning and flip-flop merging

A highly-efficient row-structure stencil planning approach for e-beam lithography with overlapped characters

From design to design automation

Design synthesis and optimization for automotive embedded systems

ISPD 2014 benchmarks with sub-45nm technology rules for detailed-routing-driven placement

A study on unroutable placement recognition

FPGA place & route challenges

3DIC system design impact, challenge and solutions

Current density aware power switch placement algorithm for power gating designs

Carbon nanotube computer: transforming scientific discoveries into working systems

Interconnect length estimation in VLSI designs: a retrospective

Opportunities in power distribution network system optimization: from EDA perspective

Integrated structured placement design methodology in place and route flow

Incremental transient simulation of power grid

Bryan Preas: broad contributions to system engineering in the 2000's

Indoor localization technology and algorithm issues

Smart matter systems, an introduction through examples

Hardware cyber security

Content Provider	ACM Digital Library
Author	Leef, Serge
Abstract	The attacks targeting hardware range from IP piracy to data theft to intentional hardware compromise and sabotage. Of particular concern are systemic, or combined, attacks that include both software and hardware elements: as the secure computing architectures, such as Intel TPM or ARM TrustZone, become more common, their hardware-based trust anchors will become attractive targets for hardware-based attacks whose goal is to create a vulnerability in the supposedly secure software. Design of the trusted IC requires awareness of the security needs at every step of the physical design flow to combat this wide range of threats. Some of the security needs can be served by the EDA (Electronic Design Automation) tools specifically targeting threat detection and verification of design security and integrity. Other threats can only be resisted using special design elements and properties, such as on-chip encryption and trust verification. Designing these secure elements, as well as protecting them from hardware attacks, will also require specialized EDA tools.
Starting Page	1
Ending Page	2
Page Count	2
File Format	PDF
ISBN	9781450325929
DOI	10.1145/2560519.2565868
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2014-03-30
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Characterization Countermeasures Detection
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cyber security countermeasures to combat cyber terrorism.

Security Breaches in an Organization and Their Countermeasures

Game theory for cyber security

Full Service Hopping for Proactive Cyber-Defense

Cyber Security Countermeasures to Combat Cyber Terrorism

Addressing smart grid cyber security

A Survey of Cyber Security Countermeasures Using Hardware Performance Counters

Cyber Maneuvers and Maneuver Keys

IoT Security Frameworks and Countermeasures

Hardware cyber security

Similar Documents

Cyber security countermeasures to combat cyber terrorism.

Security Breaches in an Organization and Their Countermeasures

Game theory for cyber security

Full Service Hopping for Proactive Cyber-Defense

Cyber Security Countermeasures to Combat Cyber Terrorism

Addressing smart grid cyber security

A Survey of Cyber Security Countermeasures Using Hardware Performance Counters

Cyber Maneuvers and Maneuver Keys

IoT Security Frameworks and Countermeasures

Hardware cyber security