NDLI: Synergistic execution of stream programs on multicores with accelerators

Please wait, while we are loading the content...

Modulo scheduling without overlapped lifetimes

A compiler optimization to reduce soft errors in register files

Push-assisted migration of real-time tasks in multi-core processors

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)

Integrating hardware and software information flow analyses

Synchronous objects with scheduling policies: introducing safe shared memory in lustre

Raced profiles: efficient selection of competing compiler optimizations

Software transactional memory for multicore embedded systems

Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring

Specification and verification of time requirements with CCSL and Esterel

Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures

Eliminating the call stack to save RAM

Synergistic execution of stream programs on multicores with accelerators

Tracing interrupts in embedded software

PTIDES on flexible task graph: real-time embedded systembuilding from theory to practice

Live-range unsplitting for faster optimal coalescing

Towards device emulation code generation

Addressing the challenges of DBT for the ARM architecture

Synergistic execution of stream programs on multicores with accelerators

Content Provider	ACM Digital Library
Author	Govindarajan, R. Udupa, Abhishek Thazhuthaveetil, Matthew J.
Abstract	The StreamIt programming model has been proposed to exploit parallelism in streaming applications on general purpose multicore architectures. The StreamIt graphs describe task, data and pipeline parallelism which can be exploited on accelerators such as Graphics Processing Units (GPUs) or CellBE which support abundant parallelism in hardware. In this paper, we describe a novel method to orchestrate the execution of a StreamIt program on a multicore platform equipped with an accelerator. The proposed approach identifies, using profiling, the relative benefits of executing a task on the superscalar CPU cores and the accelerator. We formulate the problem of partitioning the work between the CPU cores and the GPU, taking into account the latencies for data transfers and the required buffer layout transformations associated with the partitioning, as an integrated Integer Linear Program (ILP) which can then be solved by an ILP solver.We also propose an efficient heuristic algorithm for the work partitioning between the CPU and the GPU, which provides solutions which are within 9.05% of the optimal solution on an average across the benchmark suite. The partitioned tasks are then software pipelined to execute on the multiple CPU cores and the Streaming Multiprocessors (SMs) of the GPU. The software pipelining algorithm orchestrates the execution between CPU cores and the GPU by emitting the code for the CPU and the GPU, and the code for the required data transfers. Our experiments on a platform with 8 CPU cores and a GeForce 8800 GTS 512 GPU show a geometric mean speedup of 6.84X with a maximum of 51.96X over a single threaded CPU execution across the StreamIt benchmarks. This is a 18.9% improvement over a partitioning strategy that maps only the filters that cannot be executed on the GPU -- the filters with state that is persistent across firings -- onto the CPU.
Starting Page	99
Ending Page	108
Page Count	10
File Format	PDF
ISBN	9781605583563
DOI	10.1145/1542452.1542466
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-06-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Stream programming Cudaa Partitioning Gpu programming Software pipelining
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in