NDLI: Eliminating the call stack to save RAM

Please wait, while we are loading the content...

Modulo scheduling without overlapped lifetimes

A compiler optimization to reduce soft errors in register files

Push-assisted migration of real-time tasks in multi-core processors

Guaranteeing instruction fetch behavior with a lookahead instruction fetch engine (LIFE)

Integrating hardware and software information flow analyses

Synchronous objects with scheduling policies: introducing safe shared memory in lustre

Raced profiles: efficient selection of competing compiler optimizations

Software transactional memory for multicore embedded systems

Debugging FPGA-based packet processing systems through transaction-level communication-centric monitoring

Specification and verification of time requirements with CCSL and Esterel

Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures

Eliminating the call stack to save RAM

Synergistic execution of stream programs on multicores with accelerators

Tracing interrupts in embedded software

PTIDES on flexible task graph: real-time embedded systembuilding from theory to practice

Live-range unsplitting for faster optimal coalescing

Towards device emulation code generation

Addressing the challenges of DBT for the ARM architecture

Eliminating the call stack to save RAM

Content Provider	ACM Digital Library
Author	Cooprider, Nathan Regehr, John Yang, Xuejun
Abstract	Most programming languages support a call stack in the programming model and also in the runtime system.We show that for applications targeting low-power embedded microcontrollers (MCUs), RAM usage can be significantly decreased by partially or completely eliminating the runtime callstack. We present flattening, a transformation that absorbs a function into its caller, replacing function invocations and returns with jumps. Unlike inlining, flattening does not duplicate the bodies of functions that have multiple callsites. Applied aggressively, flattening results in stack elimination. Flattening is most useful in conjunction with a lifting transformation that moves global variables into a local scope. Flattening and lifting can save RAM. However, even more benefit can be obtained by adapting the compiler to cope with properties of flattened code. First, we show that flattening adds false paths that confuse a standard live variables analysis. The resulting problems can be mitigated by breaking spurious live-range conflicts between variables using information from the unflattened callgraph. Second, we show that the impact of high register pressure due to flattened and lifted code, and consequent spills out of the register allocator, can be mitigated by improving a compiler's stack layout optimizations. We have implemented both of these improvements in GCC, and have implemented flattening and lifting as source-to-source transformations. On a collection of applications for the AVR family of 8-bit MCUs, we show that total RAM usage can be reduced by 20% by compiling flattened and lifted programs with our improved GCC.
Starting Page	60
Ending Page	69
Page Count	10
File Format	PDF
ISBN	9781605583563
DOI	10.1145/1542452.1542461
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2009-06-19
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	Memory optimizations Compiler optimization Sensor networks Memory allocation Embedded software Stack liveness
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in