NDLI: Hybrid transactional memory (OPSR, Vol. 40, Issue. 5)

Content Provider	ACM Digital Library
Author	Lev, Yossi Moir, Mark Damron, Peter Luchangco, Victor Fedorova, Alexandra Nussbaum, Daniel
Abstract	Transactional memory (TM) promises to substantially reduce the difficulty of writing correct, efficient, and scalable concurrent programs. But "bounded" and "best-effort" hardware TM proposals impose unreasonable constraints on programmers, while more flexible software TM implementations are considered too slow. Proposals for supporting "unbounded" transactions in hardware entail significantly higher complexity and risk than best-effort designs.We introduce Hybrid Transactional Memory (HyTM), an approach to implementing TMin software so that it can use best effort hardware TM (HTM) to boost performance but does not depend on HTM. Thus programmers can develop and test transactional programs in existing systems today, and can enjoy the performance benefits of HTM support when it becomes available.We describe our prototype HyTM system, comprising a compiler and a library. The compiler allows a transaction to be attempted using best-effort HTM, and retried using the software library if it fails. We have used our prototype to "transactify" part of the Berkeley DB system, as well as several benchmarks. By disabling the optional use of HTM, we can run all of these tests on existing systems. Furthermore, by using a simulated multiprocessor with HTM support, we demonstrate the viability of the HyTM approach: it can provide performance and scalability approaching that of an unbounded HTM implementation, without the need to support all transactions with complicated HTM support.
Starting Page	336
Ending Page	346
Page Count	11
File Format	PDF
ISSN	01635980
DOI	10.1145/1168917.1168900
Journal	ACM SIGOPS Operating Systems Review (OPSR)
Volume Number	40
Issue Number	5
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1975-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Transactional memory
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Supporting nested transactional memory in logTM (OPSR, Vol. 40, Issue. 5)

Unbounded page-based transactional memory (OPSR, Vol. 40, Issue. 5)

Tradeoffs in transactional memory virtualization (OPSR, Vol. 40, Issue. 5)

Mondrian memory protection (OPSR, Vol. 36, Issue. 5)

Compiler-controlled memory (OPSR, Vol. 32, Issue. 5)

Impact of virtualization on computer architecture and operating systems (OPSR, Vol. 40, Issue. 5)

Stealth prefetching (OPSR, Vol. 40, Issue. 5)

ProteusTM:Abstraction Meets Performance in Transactional Memory (OPSR, Vol. 50, Issue. 2)

Recording shared memory dependencies using strata (OPSR, Vol. 40, Issue. 5)

Hybrid transactional memory (OPSR, Vol. 40, Issue. 5)

Similar Documents

Supporting nested transactional memory in logTM (OPSR, Vol. 40, Issue. 5)

Unbounded page-based transactional memory (OPSR, Vol. 40, Issue. 5)

Tradeoffs in transactional memory virtualization (OPSR, Vol. 40, Issue. 5)

Mondrian memory protection (OPSR, Vol. 36, Issue. 5)

Compiler-controlled memory (OPSR, Vol. 32, Issue. 5)

Impact of virtualization on computer architecture and operating systems (OPSR, Vol. 40, Issue. 5)

Stealth prefetching (OPSR, Vol. 40, Issue. 5)

ProteusTM:Abstraction Meets Performance in Transactional Memory (OPSR, Vol. 50, Issue. 2)

Recording shared memory dependencies using strata (OPSR, Vol. 40, Issue. 5)

Hybrid transactional memory (OPSR, Vol. 40, Issue. 5)