NDLI: TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (OPSR, Vol. 50, Issue. 2)

Content Provider	ACM Digital Library
Author	Jung, Changhee Lee, Dongyoon Zhang, Tong
Abstract	Detecting data races is important for debugging shared-memory multithreaded programs, but the high runtime overhead prevents the wide use of dynamic data race detectors. This paper presents TxRace, a new software data race detector that leverages commodity hardware transactional memory (HTM) to speed up data race detection. TxRace instruments a multithreaded program to transform synchronization-free regions into transactions, and exploits the conflict detection mechanism of HTM for lightweight data race detection at runtime. However, the limitations of the current best-effort commodity HTMs expose several challenges in using them for data race detection: (1) lack of ability to pinpoint racy instructions, (2) false positives caused by cache line granularity of conflict detection, and (3) transactional aborts for non-conflict reasons (e.g., capacity or unknown). To overcome these challenges, TxRace performs lightweight HTM-based data race detection at first, and occasionally switches to slow yet precise data race detection only for the small fraction of execution intervals in which potential races are reported by HTM. According to the experimental results, TxRace reduces the average runtime overhead of dynamic data race detection from 11.68x to 4.65x with only a small number of false negatives.
Starting Page	159
Ending Page	173
Page Count	15
File Format	PDF
ISSN	01635980
DOI	10.1145/2954680.2872384
Journal	ACM SIGOPS Operating Systems Review (OPSR)
Volume Number	50
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1975-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Data race Concurrency bug detection Dynamic program analysis Hardware transactional memory
Content Type	Text
Resource Type	Article
Subject	Computer Networks and Communications Hardware and Architecture Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (CARN, Vol. 44, Issue. 2)

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (SIGP, Vol. 51, Issue. 4)

TxRace: Efficient Data Race Detection Using Commodity Hardware Transactional Memory

ProteusTM:Abstraction Meets Performance in Transactional Memory (OPSR, Vol. 50, Issue. 2)

Learning from mistakes:a comprehensive study on real world concurrency bug characteristics (OPSR, Vol. 42, Issue. 2)

Unbounded page-based transactional memory (OPSR, Vol. 40, Issue. 5)

AVIO:detecting atomicity violations via access interleaving invariants (OPSR, Vol. 40, Issue. 5)

Hybrid transactional memory (OPSR, Vol. 40, Issue. 5)

DCatch:Automatically Detecting Distributed Concurrency Bugs in Cloud Systems (OPSR, Vol. 51, Issue. 2)

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (OPSR, Vol. 50, Issue. 2)

Similar Documents

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (CARN, Vol. 44, Issue. 2)

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (SIGP, Vol. 51, Issue. 4)

TxRace: Efficient Data Race Detection Using Commodity Hardware Transactional Memory

ProteusTM:Abstraction Meets Performance in Transactional Memory (OPSR, Vol. 50, Issue. 2)

Learning from mistakes:a comprehensive study on real world concurrency bug characteristics (OPSR, Vol. 42, Issue. 2)

Unbounded page-based transactional memory (OPSR, Vol. 40, Issue. 5)

AVIO:detecting atomicity violations via access interleaving invariants (OPSR, Vol. 40, Issue. 5)

Hybrid transactional memory (OPSR, Vol. 40, Issue. 5)

DCatch:Automatically Detecting Distributed Concurrency Bugs in Cloud Systems (OPSR, Vol. 51, Issue. 2)

TxRace:Efficient Data Race Detection Using Commodity Hardware Transactional Memory (OPSR, Vol. 50, Issue. 2)