NDLI: Hiding communication latency and coherence overhead in software DSMs (SIGP, Vol. 31, Issue. 9)

Content Provider	ACM Digital Library
Author	Abud, M. Kontothanassis, L. I. De Maria, M. Pinto, R. Bianchini, R. Amorim, C. L.
Abstract	In this paper we propose the use of a PCI-based programmable protocol controller for hiding communication and coherence overheads in software DSMs. Our protocol controller provides three different types of overhead tolerance: a) moving basic communication and coherence tasks away from computation processors; b) prefetching of diffs; and c) generating and applying diffs with hardware assistance. We evaluate the isolated and combined impact of these features on the performance of TreadMarks. We also compare performance against two versions of the Shrimp-based AURC protocol. Using detailed execution-driven simulations of a 16-node network of workstations, we show that the greatest performance benefits provided by our protocol controller come from our hardware-supported diffs. Reducing the burden of communication and coherence transactions on the computation processor is also beneficial but to a smaller extent. Prefetching is not always profitable. Our results show that our protocol controller can improve running time performance by up to 50% for TreadMarks, which means that it can double the TreadMarks speedups. The overlapping implementation of TreadMarks performs as well or better than AURC for 5 of our 6 applications. We conclude that the simple hardware support we propose allows for the implementation of high-performance software DSMs at low cost. Based on this conclusion, we are building the NCP2 parallel system at COPPE/UFRJ.
Starting Page	198
Ending Page	209
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/248209.237185
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	31
Issue Number	9
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synchronization and communication in the T3E multiprocessor (SIGP, Vol. 31, Issue. 9)

Reducing network latency using subpages in a global memory environment (SIGP, Vol. 31, Issue. 9)

Petal:distributed virtual disks (SIGP, Vol. 31, Issue. 9)

Shasta:a low overhead, software-only approach for supporting fine-grain shared memory (SIGP, Vol. 31, Issue. 9)

Hiding communication latency and coherence overhead in software DSMs (OPSR, Vol. 30, Issue. 5)

Thread scheduling for cache locality (SIGP, Vol. 31, Issue. 9)

Multiple-block ahead branch predictors (SIGP, Vol. 31, Issue. 9)

Value locality and load value prediction (SIGP, Vol. 31, Issue. 9)

The structure and performance of interpreters (SIGP, Vol. 31, Issue. 9)

Hiding communication latency and coherence overhead in software DSMs (SIGP, Vol. 31, Issue. 9)

Similar Documents

Synchronization and communication in the T3E multiprocessor (SIGP, Vol. 31, Issue. 9)

Reducing network latency using subpages in a global memory environment (SIGP, Vol. 31, Issue. 9)

Petal:distributed virtual disks (SIGP, Vol. 31, Issue. 9)

Shasta:a low overhead, software-only approach for supporting fine-grain shared memory (SIGP, Vol. 31, Issue. 9)

Hiding communication latency and coherence overhead in software DSMs (OPSR, Vol. 30, Issue. 5)

Thread scheduling for cache locality (SIGP, Vol. 31, Issue. 9)

Multiple-block ahead branch predictors (SIGP, Vol. 31, Issue. 9)

Value locality and load value prediction (SIGP, Vol. 31, Issue. 9)

The structure and performance of interpreters (SIGP, Vol. 31, Issue. 9)

Hiding communication latency and coherence overhead in software DSMs (SIGP, Vol. 31, Issue. 9)