NDLI: Generalizing parametric timing analysis

Content Provider	ACM Digital Library
Author	Coffman, Joel Mueller, Frank Whalley, David Healy, Christopher
Abstract	In the design of real-time and embedded systems, it is important to establish a bound on the worst-case execution time (WCET) of programs to assure via schedulability analysis that deadlines are not missed. Static WCET analysis is performed by a timing analysis tool. This paper describes novel improvements to such a tool, allowing parametric timing analysis to be performed. Parametric timing analyzers receive an upper bound on the number of loop iterations in terms of an expression which is used to create a parametric formula. This parametric formula is later evaluated to determine the WCET based on input values only known at runtime. Effecting a transformation from a numeric to a parametric timing analyzer requires two innovations: 1) a summation solver capable of summation non-constant expressions and 2) a polynomial data structure which can replace integers as the basis for all calculations. Both additions permit other methods of analysis (e.g. caching, pipeline, constraint) to occur simultaneously. Combining these techniques allows our tool to statically bound the WCET for a larger class of benchmarks.
Starting Page	152
Ending Page	154
Page Count	3
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/1273444.1254795
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	42
Issue Number	7
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Worst-case execution time (wcet) analysis Parametric timing analysis
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Generalizing parametric timing analysis

Semi-automatic derivation of timing models for WCET analysis

Faster WCET flow analysis by program slicing

WCET analysis of instruction caches with prefetching

Relative competitive analysis of cache replacement policies

Worst-case execution time analysis on modern processors

Worst-case execution time analysis on modern processors

TIC: a scalable model checking based approach to WCET estimation

WCET-aware data selection and allocation for scratchpad memory

Generalizing parametric timing analysis

Similar Documents

Generalizing parametric timing analysis

Semi-automatic derivation of timing models for WCET analysis

Faster WCET flow analysis by program slicing

WCET analysis of instruction caches with prefetching

Relative competitive analysis of cache replacement policies

Worst-case execution time analysis on modern processors

Worst-case execution time analysis on modern processors

TIC: a scalable model checking based approach to WCET estimation

WCET-aware data selection and allocation for scratchpad memory

Generalizing parametric timing analysis