NDLI: To hardware prefetch or not to prefetch?:a virtualized environment study and core binding approach (SIGP, Vol. 48, Issue. 4)

Content Provider	ACM Digital Library
Author	Kang, Hui Wong, Jennifer L.
Abstract	Most hardware and software venders suggest disabling hardware prefetching in virtualized environments. They claim that prefetching is detrimental to application performance due to inaccurate prediction caused by workload diversity and VM interference on shared cache. However, no comprehensive or quantitative measurements to support this belief have been performed. This paper is the first to systematically measure the influence of hardware prefetching in virtualized environments. We examine a wide variety of benchmarks on three types of chip-multiprocessors (CMPs) to analyze the hardware prefetching performance. We conduct extensive experiments by taking into account a number of important virtualization factors. We find that hardware prefetching has minimal destructive influence under most configurations. Only with certain application combinations does prefetching influence the overall performance. To leverage these findings and make hardware prefetching effective across a diversity of virtualized environments, we propose a dynamic prefetching-aware VCPU-core binding approach (PAVCB), which includes two phases - classifying and binding. The workload of each VM is classified into different cache sharing constraint categories based upon its cache access characteristics, considering both prefetch requests and demand requests. Then following heuristic rules, the VCPUs of each VM are scheduled onto appropriate cores subject to cache sharing constraints. We show that the proposed approach can improve performance by 12% on average over the default scheduler and 46% over manual system administrator bindings across different workload combinations in the presence of hardware prefetching.
Starting Page	357
Ending Page	368
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/2499368.2451155
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	48
Issue Number	4
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Prefetching Shared cache Virtualization
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

To hardware prefetch or not to prefetch?:a virtualized environment study and core binding approach (CARN, Vol. 41, Issue. 1)

To hardware prefetch or not to prefetch?: a virtualized environment study and core binding approach

To hardware prefetch or not to prefetch? a virtualized environment study and core binding approach.

Translation-Triggered Prefetching (SIGP, Vol. 52, Issue. 4)

DeNovoND:efficient hardware support for disciplined non-determinism (SIGP, Vol. 48, Issue. 4)

Software prefetching for mark-sweep garbage collection:hardware analysis and software redesign (SIGP, Vol. 39, Issue. 11)

Phantom-BTB:a virtualized branch target buffer design (SIGP, Vol. 44, Issue. 3)

Software prefetching (SIGP, Vol. 26, Issue. 4)

DejaVu:accelerating resource allocation in virtualized environments (SIGP, Vol. 47, Issue. 4)

To hardware prefetch or not to prefetch?:a virtualized environment study and core binding approach (SIGP, Vol. 48, Issue. 4)

Similar Documents

To hardware prefetch or not to prefetch?:a virtualized environment study and core binding approach (CARN, Vol. 41, Issue. 1)

To hardware prefetch or not to prefetch?: a virtualized environment study and core binding approach

To hardware prefetch or not to prefetch? a virtualized environment study and core binding approach.

Translation-Triggered Prefetching (SIGP, Vol. 52, Issue. 4)

DeNovoND:efficient hardware support for disciplined non-determinism (SIGP, Vol. 48, Issue. 4)

Software prefetching for mark-sweep garbage collection:hardware analysis and software redesign (SIGP, Vol. 39, Issue. 11)

Phantom-BTB:a virtualized branch target buffer design (SIGP, Vol. 44, Issue. 3)

Software prefetching (SIGP, Vol. 26, Issue. 4)

DejaVu:accelerating resource allocation in virtualized environments (SIGP, Vol. 47, Issue. 4)

To hardware prefetch or not to prefetch?:a virtualized environment study and core binding approach (SIGP, Vol. 48, Issue. 4)