NDLI: A tool to analyze the performance of multithreaded programs on NUMA architectures

Content Provider	ACM Digital Library
Author	Liu, Xu Mellor-Crummey, John
Abstract	Almost all of today's microprocessors contain memory controllers and directly attach to memory. Modern multiprocessor systems support non-uniform memory access (NUMA): it is faster for a microprocessor to access memory that is directly attached than it is to access memory attached to another processor. Without careful distribution of computation and data, a multithreaded program running on such a system may have high average memory access latency. To use multiprocessor systems efficiently, programmers need performance tools to guide the design of NUMA-aware codes. To address this need, we enhanced the HPCToolkit performance tools to support measurement and analysis of performance problems on multiprocessor systems with multiple NUMA domains. With these extensions, HPCToolkit helps pinpoint, quantify, and analyze NUMA bottlenecks in executions of multithreaded programs. It computes derived metrics to assess the severity of bottlenecks, analyzes memory accesses, and provides a wealth of information to guide NUMA optimization, including information about how to distribute data to reduce access latency and minimize contention. This paper describes the design and implementation of our extensions to HPCToolkit. We demonstrate their utility by describing case studies in which we use these capabilities to diagnose NUMA bottlenecks in four multithreaded applications.
Starting Page	259
Ending Page	272
Page Count	14
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/2692916.2555271
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	49
Issue Number	8
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Threads Profiler Performance optimization Memory access pattern Numa
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A tool to analyze the performance of multithreaded programs on NUMA architectures

TeamWork:synchronizing threads globally to detect real deadlocks for multithreaded programs

NUMA-aware graph-structured analytics

Experiences with non-numeric applications on multithreaded architectures

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors

On designing NUMA-aware concurrency control for scalable transactional memory

Balancing register allocation across threads for a multithreaded network processor

Pointer analysis for multithreaded programs

Maple:a coverage-driven testing tool for multithreaded programs

A tool to analyze the performance of multithreaded programs on NUMA architectures

Similar Documents

A tool to analyze the performance of multithreaded programs on NUMA architectures

TeamWork:synchronizing threads globally to detect real deadlocks for multithreaded programs

NUMA-aware graph-structured analytics

Experiences with non-numeric applications on multithreaded architectures

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors

On designing NUMA-aware concurrency control for scalable transactional memory

Balancing register allocation across threads for a multithreaded network processor

Pointer analysis for multithreaded programs

Maple:a coverage-driven testing tool for multithreaded programs

A tool to analyze the performance of multithreaded programs on NUMA architectures