NDLI: Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors

Content Provider	ACM Digital Library
Author	Delahaye, Matthieu Gelado, Isaac Baghsorkhi, Sara S. Hwu, Wen-mei W.
Abstract	With the emergence of highly multithreaded architectures, performance monitoring techniques face new challenges in efficiently locating sources of performance discrepancies in the program source code. For example, the state-of-the-art performance counters in highly multithreaded graphics processing units (GPUs) report only the overall occurrences of microarchitecture events at the end of program execution. Furthermore, even if supported, any fine-grained sampling of performance counters will distort the actual program behavior and will make the sampled values inaccurate. On the other hand, it is difficult to achieve high resolution performance information at low sampling rates in the presence of thousands of concurrently running threads. In this paper, we present a novel software-based approach for monitoring the memory hierarchy performance in highly multithreaded general-purpose graphics processors. The proposed analysis is based on memory traces collected for snapshots of an application execution. A trace-based memory hierarchy model with a Monte Carlo experimental methodology generates statistical bounds of performance measures without being concerned about the exact inter-thread ordering of individual events but rather studying the behavior of the overall system. The statistical approach overcomes the classical problem of disturbed execution timing due to fine-grained instrumentation. The approach scales well as we deploy an efficient parallel trace collection technique to reduce the trace generation overhead and a simple memory hierarchy model to reduce the simulation time. The proposed scheme also keeps track of individual memory operations in the source code and can quantify their efficiency with respect to the memory system. A cross-validation of our results shows close agreement with the values read from the hardware performance counters on an NVIDIA Tesla C2050 GPU. Based on the high resolution profile data produced by our model we optimized memory accesses in the sparse matrix vector multiply kernel and achieved speedups ranging from 2.4 to 14.8 depending on the characteristics of the input matrices.
Starting Page	23
Ending Page	34
Page Count	12
File Format	PDF
ISSN	03621340 15581160
DOI	10.1145/2370036.2145820
Journal	ACM SIGPLAN Notices (SIGP)
Volume Number	47
Issue Number	8
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1983-05-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Performance evaluation Memory hierarchy Gpu
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors.

Cilk:an efficient multithreaded runtime system

Improving server software support for simultaneous multithreaded processors

Affinity-aware work-stealing for integrated CPU-GPU processors

Concurrent garbage collection using program slices on multithreaded processors

Auto-tuning of fast fourier transform on graphics processors

Parallel Inverse Kinematics for Multithreaded Architectures

GPUswap:Enabling Oversubscription of GPU Memory through Transparent Swapping

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors

Similar Documents

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors.

Cilk:an efficient multithreaded runtime system

Improving server software support for simultaneous multithreaded processors

Affinity-aware work-stealing for integrated CPU-GPU processors

Concurrent garbage collection using program slices on multithreaded processors

Auto-tuning of fast fourier transform on graphics processors

Parallel Inverse Kinematics for Multithreaded Architectures

GPUswap:Enabling Oversubscription of GPU Memory through Transparent Swapping

Efficient performance evaluation of memory hierarchy for highly multithreaded graphics processors